MPC8540CPX667JC datasheet(2/104 Pages) FREESCALE

2 / 104 page

MPC8540 Integrated Processor Hardware Specifications, Rev. 4

Freescale Semiconductor

Overview

1 Overview

The following section provides a high-level overview of the MPC8540 features. Figure 1 shows the major

functional units within the MPC8540.

Figure 1. MPC8540 Block Diagram

1.1 Key Features

The following lists an overview of the MPC8540 feature set.

•

High-performance, 32-bit Book E–enhanced core that implements the Power Architecture

— 32-Kbyte L1 instruction cache and 32-Kbyte L1 data cache with parity protection. Caches can

be locked entirely or on a per-line basis. Separate locking for instructions and data

— Memory management unit (MMU) especially designed for embedded applications

— Enhanced hardware and software debug support

— Performance monitor facility (similar to but different from the MPC8540 performance monitor

described in Chapter 18, “Performance Monitor.”

I2C

Local Bus Controller

Programmable

RapidIO Controller

PCI/PCI-X Controller

4ch DMA Controller

DDR SDRAM Controller

256KB

L2-Cache/

SRAM

e500 Core

32 KB L1

I Cache

32 KB L1

D Cache

Core Complex Bus

e500

Coherency

Module

OCeaN

16 Gb/s

RapidIO-8

133 MHz

PCI-X 64b

TSEC

10/100/1G

MII, GMII,TBI,

RTBI, RGMII

MII, GMII,TBI,

RTBI, RGMII

10/100

ENET

MII

DUART

Serial

IRQs

SDRAM

DDR

ROM,

TSEC

10/100/1G

Interrupt Controller

SDRAM,

GPIO

I2C

Controller

MPC8540CPX667JC 数据表(PDF) 2 Page - Freescale Semiconductor, Inc

MPC8540CPX667JC 数据表(HTML) 2 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载