TMP93CS41 datasheet(164/248 Pages) TOSHIBA

164 / 248 page

TMP93CS40/TMP93CS41

2004-02-10

93CS40-162

Figure 3.10.10 Output Waveforms for 4-phase 2-step Excitation (Normal rotation)

The output from PG0 (P6) is latched on the rising edge of the trigger signal from the

timer.

The direction of shift is specified by the setting of PG01CR<CCW0>: Normal rotation

(PG00

→PG01→PG02→PG03) is selected when <CCW0> is set to “0”; reverse rotation

(PG00

←PG01←PG02←PG03) is selected when <CCW0> is set to “1”. 4-phase 1-step

excitation will be selected when only one bit is set to “1” during the initialization of PG,

while 4-phase 2-step excitation will be selected when two consecutive bits are set to “1”.

The value in the shift alternate registers are ignored when 4-phase 1-step/2-step

excitation mode is selected.

Figure 3.10.11 shows the block diagram.

Figure 3.10.11 Block Diagram for 4-phase 1-step Excitation/2-step Excitation (Normal rotation)

Trigger signal

from timer

PG00 (P60)

PG01 (P61)

PG02 (P62)

PG03 (P63)

Initial value of PG0REG

= 1100××××

PG03

PG03 (P63)

PG01

PG02

SA03

SA02

SA01

SA00

PG0 output latch

Shift alternate register

Indicates that shifting takes place on

the rising edge of the trigger signal

from the timer.

PG00

PG02 (P62)

PG01 (P61)

PG00 (P60)

TMP93CS41 数据表(PDF) 164 Page - Toshiba Semiconductor

TMP93CS41 数据表(HTML) 164 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载