ST10F271 datasheet(166/173 Pages) STMICROELECTRONICS

166 / 173 page

Electrical characteristics

ST10F271

166/173

Figure 60.

External bus arbitration (regaining the bus)

This is the last chance for BREQ to trigger the indicated regain-sequence. Even if BREQ is activated

earlier, the regain-sequence is initiated by HOLD going high. Please note that HOLD may also be

deactivated without the ST10F271 requesting the bus.

The next ST10F271 driven bus cycle may start here.

24.8.20

High-speed synchronous serial interface (SSC) timing

Master mode

VDD = 5V ±10%, VSS = 0V, TA = -40 to +125°C, CL = 50pF

CLKOUT

HOLD

HLDA

Other

signals

t62

CSx

(On P6.x)

t67

t62

t65

t61

BREQ

t63

t62

Table 81.

SSC master mode timings

Symbol

Parameter

Max. Baudrate 6.6MBd

(1)@F

CPU = 40MHz

(<SSCBR> = 0002h)

Variable Baudrate

(<SSCBR> = 0001h -

FFFFh)

Unit

min.

max.

min.

max.

t300

CC SSC clock cycle time(2))

150

8TCL

262144 TCL

t301

CC SSC clock high time

–

t300 / 2 – 12

–

t302

CC SSC clock low time

–

t300 / 2 – 12

–

t303

CC SSC clock rise time

–

t304

CC SSC clock fall time

–

t305

CC Write data valid after shift edge

–

t306

CC Write data hold after shift edge(3)

– 2

–

– 2

–

t307p

Read data setup time before latch

edge, phase error detection on

(SSCPEN = 1)

37.5

–

2TCL + 12.5

–

ST10F271 数据表(PDF) 166 Page - STMicroelectronics

ST10F271 数据表(HTML) 166 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载