数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST10F271 数据表(PDF) 167 Page - STMicroelectronics

部件名 ST10F271
功能描述  16-bit MCU with 128 Kbyte Flash memory and 12 Kbyte RAM
PDF  173 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST10F271 数据表(HTML) 167 Page - STMicroelectronics

Back Button ST10F271 Datasheet HTML 163Page - STMicroelectronics ST10F271 Datasheet HTML 164Page - STMicroelectronics ST10F271 Datasheet HTML 165Page - STMicroelectronics ST10F271 Datasheet HTML 166Page - STMicroelectronics ST10F271 Datasheet HTML 167Page - STMicroelectronics ST10F271 Datasheet HTML 168Page - STMicroelectronics ST10F271 Datasheet HTML 169Page - STMicroelectronics ST10F271 Datasheet HTML 170Page - STMicroelectronics ST10F271 Datasheet HTML 171Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 167 / 173 page
background image
ST10F271
Electrical characteristics
167/173
Figure 61.
SSC master timing
1.
The phase and polarity of shift and latch edge of SCLK is programmable. This figure uses the leading clock
edge as shift edge (drawn in bold), with latch on trailing edge (SSCPH = 0b), Idle clock line is low, leading
clock edge is low-to-high transition (SSCPO = 0b).
2.
The bit timing is repeated for all bits to be transmitted or received.
Slave mode
VDD = 5V ±10%, VSS = 0V, TA = -40 to +125°C, CL = 50pF
t308p
SR
Read data hold time after latch
edge, phase error detection on
(SSCPEN = 1)
50
4TCL
ns
t307
SR
Read data setup time before latch
edge, phase error detection off
(SSCPEN = 0)
25
2TCL
ns
t308
SR
Read data hold time after latch
edge, phase error detection off
(SSCPEN = 0)
0–0
ns
1.
Maximum Baudrate is in reality 8Mbaud, that can be reached with 64MHz CPU clock and <SSCBR> set to ‘3h’, or with
48MHz CPU clock and <SSCBR> set to ‘2h’. When 40MHz CPU clock is used the maximum baudrate cannot be higher
than 6.6Mbaud (<SSCBR> = ‘2h’) due to the limited granularity of <SSCBR>. Value ‘1h’ for <SSCBR> can be used only
with CPU clock equal to (or lower than) 32MHz.
2.
Formula for SSC Clock Cycle time: t300 = 4 TCL x (<SSCBR> + 1) Where <SSCBR> represents the content of the SSC
Baudrate register, taken as unsigned 16-bit integer. Minimum limit allowed for t300 is 125ns (corresponding to 8Mbaud).
3.
Partially tested, guaranteed by design characterization.
Table 81.
SSC master mode timings
Symbol
Parameter
Max. Baudrate 6.6MBd
(1)@F
CPU = 40MHz
(<SSCBR> = 0002h)
Variable Baudrate
(<SSCBR> = 0001h -
FFFFh)
Unit
min.
max.
min.
max.
1st out bit
Last out bit
2nd out bit
1)
2)
2nd In bit
1st in bit
Last in bit
SCLK
MTSR
MRST
t308
t307
t308
t307
t305
t305
t300
t301
t302
t304
t303
t306
t305



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com