数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST10F271 数据表(PDF) 168 Page - STMicroelectronics

部件名 ST10F271
功能描述  16-bit MCU with 128 Kbyte Flash memory and 12 Kbyte RAM
PDF  173 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST10F271 数据表(HTML) 168 Page - STMicroelectronics

Back Button ST10F271 Datasheet HTML 164Page - STMicroelectronics ST10F271 Datasheet HTML 165Page - STMicroelectronics ST10F271 Datasheet HTML 166Page - STMicroelectronics ST10F271 Datasheet HTML 167Page - STMicroelectronics ST10F271 Datasheet HTML 168Page - STMicroelectronics ST10F271 Datasheet HTML 169Page - STMicroelectronics ST10F271 Datasheet HTML 170Page - STMicroelectronics ST10F271 Datasheet HTML 171Page - STMicroelectronics ST10F271 Datasheet HTML 172Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 168 / 173 page
background image
Electrical characteristics
ST10F271
168/173
Table 82.
SSC slave mode timings
Symbol
Parameter
Max. Baudrate
6.6 MBd (1))
@FCPU = 40MHz
(<SSCBR> = 0002h)
Variable Baudrate
(<SSCBR> = 0001h -
FFFFh)
Unit
min.
max.
min.
max.
t310
SR SSC clock cycle time(2)
150
150
8TCL
262144 TCL
ns
t311
SR SSC clock high time
63
t310 / 2 – 12
ns
t312
SR SSC clock low time
63
t310 / 2 – 12
ns
t313
SR SSC clock rise time
10
10
ns
t314
SR SSC clock fall time
10
10
ns
t315
CC Write data valid after shift edge
55
2TCL + 30
ns
t316
CC Write data hold after shift edge
0
0
ns
t317p
SR
Read data setup time before latch
edge, phase error detection on
(SSCPEN = 1)
62
4TCL + 12
ns
t318p
SR
Read data hold time after latch
edge, phase error detection on
(SSCPEN = 1)
87
6TCL + 12
ns
t317
SR
Read data setup time before latch
edge, phase error detection off
(SSCPEN = 0)
6–
6
ns
t318
SR
Read data hold time after latch
edge, phase error detection off
(SSCPEN = 0)
31
2TCL + 6
ns
1.
Maximum Baudrate is in reality 8Mbaud, that can be reached with 64MHz CPU clock and <SSCBR> set to ‘3h’, or with
48MHz CPU clock and <SSCBR> set to ‘2h’. When 40MHz CPU clock is used the maximum baudrate cannot be higher
than 6.6Mbaud (<SSCBR> = ‘2h’) due to the limited granularity of <SSCBR>. Value ‘1h’ for <SSCBR> may be used only
with CPU clock lower than 32MHz (after checking that resulting timings are suitable for the master).
2.
Formula for SSC Clock Cycle time: t310 = 4 TCL * (<SSCBR> + 1)
Where <SSCBR> represents the content of the SSC Baudrate register, taken as unsigned 16-bit integer.
Minimum limit allowed for t310 is 125ns (corresponding to 8Mbaud).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com