数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD4052BCPZ-R2 数据表(PDF) 35 Page - Analog Devices

部件名 AD4052BCPZ-R2
功能描述  Compact, Low Power, 16-Bit, 2 MSPS/500 kSPS Easy Drive SAR ADC
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD4052BCPZ-R2 数据表(HTML) 35 Page - Analog Devices

Back Button AD4052BCPZ-R2 Datasheet HTML 31Page - Analog Devices AD4052BCPZ-R2 Datasheet HTML 32Page - Analog Devices AD4052BCPZ-R2 Datasheet HTML 33Page - Analog Devices AD4052BCPZ-R2 Datasheet HTML 34Page - Analog Devices AD4052BCPZ-R2 Datasheet HTML 35Page - Analog Devices AD4052BCPZ-R2 Datasheet HTML 36Page - Analog Devices AD4052BCPZ-R2 Datasheet HTML 37Page - Analog Devices AD4052BCPZ-R2 Datasheet HTML 38Page - Analog Devices AD4052BCPZ-R2 Datasheet HTML 39Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 66 page
background image
Data Sheet
AD4052/AD4058
MODES OF OPERATION
analog.com
Rev. B | 35 of 66
4. VIN ≤ MIN_LIMIT
The comparator includes two hardware alert signals for the maxi-
mum and minimum threshold events (MAX_INTR and MIN_INTR,
respectively). These signals can be assigned to either or both
of the GP0 and GP1 pins, as described in the Threshold Alert
Signals section. Figure 63 shows a typical connection diagram for a
microcontroller using these alert signals as hardware interrupts.
Monitor Mode
In monitor mode, the AD4052/AD4058 continuously operate in
autonomous mode until the digital host sends the exit command
to put it back into configuration mode (see Figure 48). Monitor
mode makes use of the user-programmable hysteresis settings to
self-clear the MAX_INTR and MIN_INTR signals when the input
signal goes back in range (see Figure 43).
Figure 61 shows a flowchart for register configuration, the com-
parison sequence operations, and the behavior of the hardware
interrupts and alert flags following threshold crossings in monitor
mode. Table 16 lists the configuration register settings to select
monitor mode.
When the maximum or minimum threshold crossings are detected,
the MAX_INTR or MIN_INTR signal asserts, respectively. The
internal timer continues to generate the sampling clock, and the
MAX_INTR or MIN_INTR signal is deasserted when the sampled
input signal is back in bounds as set by the MAX_HYST and
MIN_HYST bit fields, respectively.
The MAX_FLAG or MIN_FLAG bit is also asserted when
MAX_INTR or MIN_INTR asserts, respectively. The MAX_FLAG
and MIN_FLAG are sticky and do not self-clear when the signal
goes back in range. It is recommended to reset the MAX_FLAG
and MIN_FLAG bits after sending the exit command and before
returning to autonomous mode.
Figure 61. Monitor Mode Flowchart



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com