| 数据搜索系统,热门电子元器件搜索 |
|
AD4052BCPZ-R2 数据表(PDF) 11 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD4052BCPZ-R2 数据表(HTML) 11 Page - Analog Devices |
|
11 / 66 page ![]() Data Sheet AD4052/AD4058 PIN CONFIGURATION AND FUNCTION DESCRIPTIONS analog.com Rev. B | 11 of 66 Figure 4. AD4052/AD4058 LFCSP Pin Configuration Figure 5. AD4052/AD4058 WLCSP Pin Configuration Table 10. AD4052/AD4058 LFCSP and WLCSP Pin Function Descriptions LFCSP Pin No. WLCSP Pin No. Mnemonic Type Description 1 B2 GP1 DO General Purpose Output 1. The GP1 pin is a digital output that can be configured as multiple device interrupt signals. See the Interrupts and Control Signals section. 2 A1 IN− AI Negative Analog Input. See the Analog Inputs section. 3 B1 IN+ AI Positive Analog Input. See the Analog Inputs section. 4 D1 REF AI Reference Input. Decouple the REF pin with a 2.2 μF capacitor to GND. See the Voltage Reference section. 5 C1, C4, D2 GND P Power Supply Ground. 6 D3 VDD P Analog Power Supply. Decouple the VDD pin with a 1 μF capacitor to GND. The VDD pin is also the input to the +1.8 V internal LDO regulator that supplies the CLDO pin supply voltage. See the Power Supplies section. 7 C3 CLDO P ADC Core Power Supply. The CLDO pin is powered by the +1.8 V internal LDO regulator. Decouple the CLDO pin with a 1 μF capacitor to GND. See the Power Supplies section. 8 D4 VIO P Logic Voltage Supply. The VIO pin sets the logic voltage levels for digital inputs and digital outputs. Decouple the VIO pin with a 1 μF capacitor to GND. See the Power Supplies section. 9 B3 CS DI Chip Select Input (Active Low). See the Serial Interface section. 10 B4 SDO DO Serial Data Output. See the Serial Interface section. 11 A4 SCLK DI Serial Data Clock Input. See the Serial Interface section. 12 A3 SDI DI Serial Data Input. See the Serial Interface section. 13 C2 CNV DI Convert Input. In sample mode, averaging mode, and burst averaging mode, a rising edge on the CNV pin initiates a conversion. The CNV pin can optionally be connected to CS. See the Serial Interface section. 14 A2 GP0 DO General Purpose Output 0. The GP0 pin is a digital output that can be configured as multiple device control or interrupt signals. See the Interrupts and Control Signals section. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |