数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

AD4052BCPZ-R2 数据表(PDF) 63 Page - Analog Devices

部件名 AD4052BCPZ-R2
功能描述  Compact, Low Power, 16-Bit, 2 MSPS/500 kSPS Easy Drive SAR ADC
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD4052BCPZ-R2 数据表(HTML) 63 Page - Analog Devices

Back Button AD4052BCPZ-R2 Datasheet HTML 58Page - Analog Devices AD4052BCPZ-R2 Datasheet HTML 59Page - Analog Devices AD4052BCPZ-R2 Datasheet HTML 60Page - Analog Devices AD4052BCPZ-R2 Datasheet HTML 61Page - Analog Devices AD4052BCPZ-R2 Datasheet HTML 62Page - Analog Devices AD4052BCPZ-R2 Datasheet HTML 63Page - Analog Devices AD4052BCPZ-R2 Datasheet HTML 64Page - Analog Devices AD4052BCPZ-R2 Datasheet HTML 65Page - Analog Devices AD4052BCPZ-R2 Datasheet HTML 66Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 63 / 66 page
background image
Data Sheet
AD4052/AD4058
REGISTER DETAILS
analog.com
Rev. B | 63 of 66
Table 47. Bit Descriptions for MAX_HYST_REG
Bits
Bit Name
Description
Reset
Access
7
RESERVED
Reserved.
0x0
R
[6:0]
MAX_HYST
Hysteresis Setting for Maximum Threshold. Sets the hysteresis setting for self-clearing the MAX_INTR
signal in monitor mode. Uses straight binary format.
0x0
R/W
MINIMUM THRESHOLD HYSTERESIS REGISTER
Address: 0x2D, Reset: 0x00, Name: MIN_HYST_REG
Table 48. Bit Descriptions for MIN_HYST_REG
Bits
Bit Name
Description
Reset
Access
7
RESERVED
Reserved.
0x0
R
[6:0]
MIN_HYST
Hysteresis Setting for Minimum Threshold. Sets the hysteresis setting for self-clearing the MIN_INTR signal
in monitor mode. Uses straight binary format.
0x0
R/W
MON_VAL SCALING REGISTER
Address: 0x2E to 0x2F, Reset: 0x0000, Name: MON_VAL_REG
Table 49. Bit Descriptions for MON_VAL_REG
Bits
Bit Name
Description
Reset
Access
[15:0]
MON_VAL
Gain Scaling Factor. Sets the scaling factor for ADC results when using MON_VAL scaling. MON_VAL can be
automatically generated or set manually. See the Gain Scaling and Achieving High Accuracy with Reference
Shutdown sections.
0x0
R/W
FUSE CRC REGISTER
Address: 0x40, Reset: 0x00, Name: FUSE_CRC
Table 50. Bit Descriptions for FUSE_CRC
Bits
Bit Name
Description
Reset
Access
[7:2]
RESERVED
Reserved.
0x0
R
1
FUSE_CRC_ERR
Fuse CRC Error Bit. Indicates an invalid fuse map CRC check. If this bit is set following the fuse map CRC
check, reset the device.
0x0
R/W1C
0
FUSE_CRC_EN
Fuse CRC Enable Bit. Setting this bit to 1 triggers a CRC check on the internal device fuse map. This bit
self-clears when the fuse map CRC check is complete.
0x0
R/W
DEVICE STATUS REGISTER
Address: 0x41, Reset: 0x40, Name: DEVICE_STATUS



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com