数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

DP83867CS 数据表(PDF) 4 Page - Texas Instruments

部件名 DP83867CS
功能描述  DP83867E/IS/CS Robust, High Immunity, Small Form Factor 10/100/1000 Ethernet Physical Layer Transceiver
PDF  129 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI2 [Texas Instruments]
网页  https://www.ti.com
标志 TI2 - Texas Instruments

DP83867CS 数据表(HTML) 4 Page - Texas Instruments

  DP83867CS Datasheet HTML 1Page - Texas Instruments DP83867CS Datasheet HTML 2Page - Texas Instruments DP83867CS Datasheet HTML 3Page - Texas Instruments DP83867CS Datasheet HTML 4Page - Texas Instruments DP83867CS Datasheet HTML 5Page - Texas Instruments DP83867CS Datasheet HTML 6Page - Texas Instruments DP83867CS Datasheet HTML 7Page - Texas Instruments DP83867CS Datasheet HTML 8Page - Texas Instruments DP83867CS Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 129 page
background image
5.1 Pin Functions
Table 5-1. Pin Functions
PIN
TYPE(1)
DESCRIPTION
NAME
NO.
MAC INTERFACES (SGMII, RGMII)
TX_D3
25
I, PD
TRANSMIT DATA Bit 3: This signal carries data from the MAC to the PHY in
RGMII mode. This pin is synchronous to the transmit clock GTX_CLK.
TX_D2
26
I, PD
TRANSMIT DATA Bit 2: This signal carries data from the MAC to the PHY in
RGMII mode. This pin is synchronous to the transmit clock GTX_CLK.
SGMII_SIP
27
I, PD
Differential SGMII Data Input: This signal carries data from the MAC to the
PHY in SGMII mode. This pin is synchronous to the differential SGMII clock
input.
This pin can be AC-coupled to the MAC through a 0.1µF capacitor when
operating in SGMII mode.
TX_D1
27
I, PD
TRANSMIT DATA Bit 1: This signal carries data from the MAC to the PHY in
RGMII mode. This pin is synchronous to the transmit clock GTX_CLK.
SGMII_SIN
28
I, PD
Differential SGMII Data Input: This signal carries data from the MAC to the
PHY in SGMII mode. This pin is synchronous to the differential SGMII clock
input.
This pin can be AC-coupled to the MAC through a 0.1µF capacitor when
operating in SGMII mode.
TX_D0
28
I, PD
TRANSMIT DATA Bit 0: This signal carries data from the MAC to the PHY in
RGMII mode. This pin is synchronous to the transmit clock GTX_CLK.
GTX_CLK
29
I, PD
RGMII TRANSMIT CLOCK: This continuous clock signal is sourced from the
MAC layer to the PHY. Nominal frequency is 125MHz.
RX_CLK
32
O
RGMII RECEIVE CLOCK: Provides the recovered receive clocks for different
modes of operation:
2.5MHz in 10Mbps mode.
25MHz in 100Mbps mode.
125MHz in 1000Mbps mode.
SGMII_COP
33
S, O
Differential SGMII Clock Output: This signal is a continuous 625MHz clock
signal driven by the PHY in SGMII mode.
This pin can be AC-coupled to the MAC through a 0.1µF capacitor when
operating in SGMII mode.
RX_D0
33
S, O, PD
RECEIVE DATA Bit 0: This signal carries data from the PHY to the MAC in
RGMII mode. This pin is synchronous to the receive clock RX_CLK.
SGMII_CON
34
S, O, PD
Differential SGMII Clock Output: This signal is a continuous 625MHz clock
signal driven by the MAC in SGMII mode.
This pin can be AC-coupled to the MAC through a 0.1µF capacitor when
operating in SGMII mode.
RX_D1
34
O, PD
RECEIVE DATA Bit 1: This signal carries data from the PHY to the MAC in
RGMII mode. This pin is synchronous to the receive clock RX_CLK.
SGMII_SOP
35
S, O, PD
Differential SGMII Data Output: This signal carries data from the PHY to the
MAC in SGMII mode. This pin is synchronous to the differential SGMII clock
output.
This pin can be AC-coupled to the MAC through a 0.1µF capacitor when
operating in SGMII mode.
RX_D2
35
S, O, PD
RECEIVE DATA Bit 2: This signal carries data from the PHY to the MAC in
RGMII mode. This pin is synchronous to the receive clock RX_CLK.
SGMII_SON
36
S, O, PD
Differential SGMII Data Output: This signal carries data from the PHY to the
MAC in SGMII mode. This pin is synchronous to the differential SGMII clock
output.
This pin can be AC-coupled to the MAC through a 0.1µF capacitor when
operating in SGMII mode.
RX_D3
36
O, PD
RECEIVE DATA Bit 3: This signal carries data from the PHY to the MAC in
RGMII mode. This pin is synchronous to the receive clock RX_CLK.
DP83867CS, DP83867IS, DP83867E
SNLS504F – OCTOBER 2015 – REVISED JANUARY 2025
www.ti.com
4
Submit Document Feedback
Copyright © 2025 Texas Instruments Incorporated
Product Folder Links: DP83867CS DP83867IS DP83867E



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com