数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

DP83867CS 数据表(PDF) 65 Page - Texas Instruments

部件名 DP83867CS
功能描述  DP83867E/IS/CS Robust, High Immunity, Small Form Factor 10/100/1000 Ethernet Physical Layer Transceiver
PDF  129 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI2 [Texas Instruments]
网页  https://www.ti.com
标志 TI2 - Texas Instruments

DP83867CS 数据表(HTML) 65 Page - Texas Instruments

Back Button DP83867CS Datasheet HTML 61Page - Texas Instruments DP83867CS Datasheet HTML 62Page - Texas Instruments DP83867CS Datasheet HTML 63Page - Texas Instruments DP83867CS Datasheet HTML 64Page - Texas Instruments DP83867CS Datasheet HTML 65Page - Texas Instruments DP83867CS Datasheet HTML 66Page - Texas Instruments DP83867CS Datasheet HTML 67Page - Texas Instruments DP83867CS Datasheet HTML 68Page - Texas Instruments DP83867CS Datasheet HTML 69Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 65 / 129 page
background image
7.6.18 Configuration Register 2 (CFG2)
Table 7-28. Configuration Register 2 (CFG2), Address 0x0014
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:14
RESERVED
0, RO
RESERVED: Writes ignored, read as 0.
13
INTERRUPT_POLARITY
1, RW
Configure Interrupt Polarity:
1 = Interrupt pin is active low.
0 = Interrupt pin is active high.
12
RESERVED
0, RO
RESERVED
11:10
SPEED_OPT_ATTEMPT_CNT
10, RW
Speed Optimization Attempt Count:
Selects the number of 1000BASE-T link establishment attempt
failures prior to performing Speed Optimization.
11 = 8
10 = 4
01 = 2
00 = 1
9
SPEED_OPT_EN
RGZ: 0, RW
Speed Optimization Enable:
1 = Enable Speed Optimization.
0 = Disable Speed Optimization.
PAP: Strap, RW
8
SPEED_OPT_ENHANCED_EN
1, RW
Speed Optimization Enhanced Mode Enable:
In enhanced mode, speed is optimized if energy is not detected in
channels C and D.
1 = Enable Speed Optimization enhanced mode.
0 = Disable Speed Optimization enhanced mode.
7
SGMII_AUTONEG_EN
1, RW
SGMII Auto-Negotiation Enable:
1 = Enable SGMII Auto-Negotaition.
0 = Disable SGMII Auto-Negotaition.
6
SPEED_OPT_10M_EN
1, RW
Enable Speed Optimization to 10BASE-Te:
1 = Enable speed optimization to 10BASE-Te if link establishment
fails in 1000BASE-T and 100BASE-TX .
0 = Disable speed optimization to 10BASE-Te.
5:0
RESERVED
0 0111, RO
RESERVED
7.6.19 Receiver Error Counter Register (RECR)
Table 7-29. Receiver Error Counter Register (RECR), Address 0x0015
BIT
BIT NAME
DEFAULT
DESCRIPTION
15:0
RXERCNT[15:0]
0, RO, WSC
RX_ER Counter:
Receive error counter. This register saturates at the maximum value
of 0xFFFF. The counter is cleared by dummy write to this register.
www.ti.com
DP83867CS, DP83867IS, DP83867E
SNLS504F – OCTOBER 2015 – REVISED JANUARY 2025
Copyright © 2025 Texas Instruments Incorporated
Submit Document Feedback
65
Product Folder Links: DP83867CS DP83867IS DP83867E



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com