数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

DP83867CS 数据表(PDF) 13 Page - Texas Instruments

部件名 DP83867CS
功能描述  DP83867E/IS/CS Robust, High Immunity, Small Form Factor 10/100/1000 Ethernet Physical Layer Transceiver
PDF  129 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI2 [Texas Instruments]
网页  https://www.ti.com
标志 TI2 - Texas Instruments

DP83867CS 数据表(HTML) 13 Page - Texas Instruments

Back Button DP83867CS Datasheet HTML 9Page - Texas Instruments DP83867CS Datasheet HTML 10Page - Texas Instruments DP83867CS Datasheet HTML 11Page - Texas Instruments DP83867CS Datasheet HTML 12Page - Texas Instruments DP83867CS Datasheet HTML 13Page - Texas Instruments DP83867CS Datasheet HTML 14Page - Texas Instruments DP83867CS Datasheet HTML 15Page - Texas Instruments DP83867CS Datasheet HTML 16Page - Texas Instruments DP83867CS Datasheet HTML 17Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 129 page
background image
6.11 DP83867E Start of Frame Detection Timing
Figure 6-7
PARAMETER
TEST CONDITIONS
MIN
NOM
MAX UNIT
T1
Transmit SFD variation(1) (2)
1000Mb Master
0
0
ns
1000Mb Slave
0
0
ns
100Mb
0
8
ns
T2
Receive SFD variation(1) (2)
1000Mb Master
–4
4
ns
1000Mb Slave
0
0
ns
100Mb
0
0
ns
(1)
A larger variation can be seen on SFD pulses than the variation specified here. To achieve the determinism specification listed, see the
Section 7.3.2.1 section for a method to compensate for variation in the SFD pulses.
(2)
Variation of SFD pulses occurs from link-up to link-up. Packet to packet variation is fixed using the estimation method in Section
7.3.2.1.
6.12 DP83867IS/CS Start of Frame Detection Timing
Figure 6-8
PARAMETER
TEST CONDITIONS
MIN
NOM
MAX UNIT
T1
Transmit SFD variation(1) (2)
1000Mb Master
0
0
ns
1000Mb Slave
0
0
ns
100Mb
0
16
ns
T2
Receive SFD variation(1) (2)
1000Mb Master
–8
8
ns
1000Mb Slave
–8
8
ns
100Mb
0
0
ns
(1)
A larger variation can be seen on SFD pulses than the variation specified here. To achieve the determinism specification listed, see the
Section 7.3.2.1 section for a method to compensate for variation in the SFD pulses.
(2)
Variation of SFD pulses occurs from link-up to link-up. Packet to packet variation is fixed using the estimation method in Section
7.3.2.1.
6.13 Timing Diagrams
T1
T2
32
CLOCKS
T3
OUTPUT
INPUT
VDD
XI clock
Hardware
RESET_N
MDC
Latch-In of Hardware
Configuration Pins
Dual Function Pins
Become Enabled As Outputs
Figure 6-1. Power-Up Timing
www.ti.com
DP83867CS, DP83867IS, DP83867E
SNLS504F – OCTOBER 2015 – REVISED JANUARY 2025
Copyright © 2025 Texas Instruments Incorporated
Submit Document Feedback
13
Product Folder Links: DP83867CS DP83867IS DP83867E



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com