数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC8309CVMADFC 数据表(PDF) 29 Page - NXP Semiconductors

部件名 MPC8309CVMADFC
功能描述  PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications
PDF  81 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

MPC8309CVMADFC 数据表(HTML) 29 Page - NXP Semiconductors

Back Button MPC8309CVMADFC Datasheet HTML 25Page - NXP Semiconductors MPC8309CVMADFC Datasheet HTML 26Page - NXP Semiconductors MPC8309CVMADFC Datasheet HTML 27Page - NXP Semiconductors MPC8309CVMADFC Datasheet HTML 28Page - NXP Semiconductors MPC8309CVMADFC Datasheet HTML 29Page - NXP Semiconductors MPC8309CVMADFC Datasheet HTML 30Page - NXP Semiconductors MPC8309CVMADFC Datasheet HTML 31Page - NXP Semiconductors MPC8309CVMADFC Datasheet HTML 32Page - NXP Semiconductors MPC8309CVMADFC Datasheet HTML 33Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 81 page
background image
MPC8309 PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 3
Freescale Semiconductor
29
Ethernet and MII Management
8.3.4
IEEE 1588 AC Specifications
The IEEE 1588 AC timing specifications are given in the following table.
Input high voltage
VIH
2.0
OVDD + 0.3
V
Input low voltage
VIL
- 0.3
0.8
V
Input current
IIN
0V ≤ VIN ≤ OVDD
—± 5
μA
Table 27. IEEE 1588 AC Timing Specifications
At recommended operating conditions with OVDD of 3.3 V ± 300mV.
Parameter/Condition
Symbol
Min
Typ
Max
Unit
Note
QE_1588_CLK clock period
tT1588CLK
2.5
TRX_CLK  9ns
1, 3
QE_1588_CLK duty cycle
tT1588CLKH/tT1588CLK
40
50
60
%
QE_1588_CLK peak-to-peak jitter
tT1588CLKINJ
——
250
ps
Rise time QE_1588_CLK
(20%–80%)
tT1588CLKINR
1.0
2.0
ns
Fall time QE_1588_CLK
(80%–20%)
tT1588CLKINF
1.0
2.0
ns
QE_1588_CLK_OUT clock period
tT1588CLKOUT
2
 tT1588CLK
——
ns
QE_1588_CLK_OUT duty cycle
tT1588CLKOTH
/tT1588CLKOUT
30
50
70
%
QE_1588_PULSE_OUT
tT1588OV
0.5
3.0
ns
QE_1588_TRIG_IN pulse width
tT1588TRIGH
2
 tT1588CLK_MAX
——
ns
2
Notes:
1.TRX_CLK is the max clock period of QUICC engine receiving clock selected by TMR_CTRL[CKSEL]. See the MPC8309
PowerQUICC II Pro Integrated Communications Processor Reference Manual,
for a description of TMR_CTRL registers.
2. It needs to be at least two times of clock period of clock selected by TMR_CTRL[CKSEL]. See the MPC8309 PowerQUICC
II Pro Integrated Communications Processor Reference Manual,
for a description of TMR_CTRL registers.
3. The maximum value of tT1588CLK is not only defined by the value of TRX_CLK, but also defined by the recovered clock. For
example, for 10/100 Mbps modes, the maximum value of tT1588CLK is 3600 and 280ns, respectively.
Table 26. IEEE 1588 DC Electrical Characteristics
Characteristic
Symbol
Condition
Min
Max
unit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com