数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC8309CVMADFC 数据表(PDF) 12 Page - NXP Semiconductors

部件名 MPC8309CVMADFC
功能描述  PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications
PDF  81 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

MPC8309CVMADFC 数据表(HTML) 12 Page - NXP Semiconductors

Back Button MPC8309CVMADFC Datasheet HTML 8Page - NXP Semiconductors MPC8309CVMADFC Datasheet HTML 9Page - NXP Semiconductors MPC8309CVMADFC Datasheet HTML 10Page - NXP Semiconductors MPC8309CVMADFC Datasheet HTML 11Page - NXP Semiconductors MPC8309CVMADFC Datasheet HTML 12Page - NXP Semiconductors MPC8309CVMADFC Datasheet HTML 13Page - NXP Semiconductors MPC8309CVMADFC Datasheet HTML 14Page - NXP Semiconductors MPC8309CVMADFC Datasheet HTML 15Page - NXP Semiconductors MPC8309CVMADFC Datasheet HTML 16Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 81 page
background image
MPC8309 PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 3
12
Freescale Semiconductor
Clock Input Timing
The following table shows the estimated typical I/O power dissipation for the device.
4
Clock Input Timing
This section provides the clock input DC and AC electrical characteristics for the MPC8309.
NOTE
The rise/fall time on QUICC Engine input pins should not exceed 5 ns. This
should be enforced especially on clock signals. Rise time refers to signal
transitions from 10% to 90% of OVDD; fall time refers to transitions from
90% to 10% of OVDD.
4.1
DC Electrical Characteristics
The following table provides the clock input (SYS_CLK_IN/PCI_SYNC_IN) DC specifications for the
MPC8309. These specifications are also applicable for QE_CLK_IN.
Table 6. Typical I/O Power Dissipation
Interface
Parameter
GVDD
(1.8 V)
OVDD
(3.3 V)
Unit
Comments
DDR I/O
65% utilization
1.8 V
Rs = 20 
Rt = 50 
1 pair of clocks
266 MHz, 1
 16 bits
0.149
—W
Local bus I/O load = 25 pF
1 pair of clocks
66 MHz, 26 bits
—0.415
W
1
QUICC Engine block and other I/Os
TDM serial, HDLC/TRAN serial,
DUART, MII, RMII, Ethernet
management, USB, PCI, SPI, Timer
output, FlexCAN, eSDHC
Note:
1. Typical I/O power is based on a nominal voltage of VDD = 3.3V, ambient temperature, and the core running a Dhrystone
benchmark application. The measurements were taken on the evaluation board using WC process silicon.
Table 7. SYS_CLK_IN DC Electrical Characteristics
Parameter
Condition
Symbol
Min
Max
Unit
Input high voltage
VIH
2.4
OVDD +0.3
V
Input low voltage
VIL
–0.3
0.4
V
SYS_CLK_IN input current
0 V
 VIN  OVDD
IIN
—±5
A
SYS_CLK_IN input current
0 V
 VIN  0.5 V or
OVDD – 0.5 V  VIN OVDD
IIN
—±5
A
SYS_CLK_IN input current
0.5 V
 VIN  OVDD – 0.5 V
IIN
—±50
A



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com