MPC8309CVMADFC datasheet(5/81 Pages) NXP

5 / 81 page

MPC8309 PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 3

Freescale Semiconductor

Overview

— Six groups of interrupts with programmable priority

— External and internal interrupts directed to host processor

— Unique vector number for each interrupt source

•PCI interface

— Designed to comply with PCI Local Bus Specification, Revision 2.3

— 32-bit PCI interface operating at up to 66 MHz

— PCI 3.3-V compatible

— Not 5-V compatible

— Support for host and agent modes

— Support for PCI-to-memory and memory-to-PCI streaming

— Memory prefetching of PCI read accesses and support for delayed read transactions

— Support for posting of processor-to-PCI and PCI-to-memory writes

— On-chip arbitration, supporting three masters on PCI

— Arbiter support for two-level priority request/grant signal pairs

— Support for accesses to all PCI address spaces

— Support for parity

— Selectable hardware-enforced coherency

— Address translation units for address mapping between host and peripheral

— Mapping from an external 32-/64-bit address space to the internal 32-bit local space

— Support for dual address cycle (DAC) (as a target only)

— Internal configuration registers accessible from PCI

— Selectable snooping for inbound transactions

— Four outbound Translation Address Windows

– Support for mapping 32-bit internal local memory space to an external 32-bit PCI address

space and translating that address within the PCI space

— Four inbound Translation Address Windows corresponding to defined PCI BARs

– The first BAR is 32-bits and dedicated to on-chip register access

– The second BAR is 32-bits for general use

– The remaining two BARs may be 32- or 64-bits and are also for general use

•

Enhanced secure digital host controller (eSDHC)

— Compatible with the SD Host Controller Standard Specification Version 2.0 with test event

— Compatible with the MMC System Specification Version 4.2

— Compatible with the SD Memory Card Specification Version 2.0 and supports the high capacity

SD memory card

— Compatible with the SD Input/Output (SDIO) Card Specification, Version 2.0

— Designed to work with SD Memory, miniSD Memory, SDIO, miniSDIO, SD Combo, MMC,

MMCplus, and RS-MMC cards

MPC8309CVMADFC 数据表(PDF) 5 Page - NXP Semiconductors

MPC8309CVMADFC 数据表(HTML) 5 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81

数据表下载