MPC8309CVMADFC datasheet(78/81 Pages) NXP

78 / 81 page

MPC8309 PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 3

Freescale Semiconductor

Ordering Information

The following table summarizes the signal impedance targets. The driver impedance is targeted at

minimum VDD, nominal OVDD, 105C.

25.5

Configuration Pin Multiplexing

The MPC8309 provides the user with power-on configuration options which can be set through the use of

external pull-up or pull-down resistors of 4.7 k

 on certain output pins (Refer to the “Reset, Clocking

and Initialization” of MPC8309 PowerQUICC II Pro Integrated Communications Processor Family

Reference Manual). These pins are generally used as output only pins in normal operation.

While HRESET is asserted however, these pins are treated as inputs. The value presented on these pins

while HRESET is asserted, is latched when HRESET deasserts, at which time the input receiver is disabled

and the I/O circuit takes on its normal function. Careful board layout with stubless connections to these

pull-up/pull-down resistors coupled with the large value of the pull-up/pull-down resistor should minimize

the disruption of signal quality or speed for output pins thus configured.

26 Ordering Information

This section presents ordering information for the devices discussed in this document, and it shows an

example of how the parts are marked. Ordering information for the devices fully covered by this document

is provided in Section 26.1, “Part Numbers Fully Addressed by This Document.”

26.1

Part Numbers Fully Addressed by This Document

The following table provides the Freescale part numbering nomenclature for the MPC8309 family. Note

that the individual part numbers correspond to a maximum processor core frequency. For available

frequencies, contact your local Freescale sales office. In addition to the maximum processor core

frequency, the part numbering scheme also includes the maximum effective DDR memory speed and

QUICC Engine bus frequency. Each part number also contains a revision code which refers to the die mask

revision number.

Table 65. Impedance Characteristics

Impedance

Local Bus, Ethernet, DUART, Control,

Configuration and Power Management

DDR DRAM

Symbol

Unit

42 Target

20 Target

Ω

42 Target

20 Target

Ω

Differential

ZDIFF

Ω

Note:

Nominal supply voltages. See Table 1, Tj = 105C.

MPC8309CVMADFC 数据表(PDF) 78 Page - NXP Semiconductors

MPC8309CVMADFC 数据表(HTML) 78 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81

数据表下载