数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC8309CVMADFC 数据表(PDF) 71 Page - NXP Semiconductors

部件名 MPC8309CVMADFC
功能描述  PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications
PDF  81 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

MPC8309CVMADFC 数据表(HTML) 71 Page - NXP Semiconductors

Back Button MPC8309CVMADFC Datasheet HTML 67Page - NXP Semiconductors MPC8309CVMADFC Datasheet HTML 68Page - NXP Semiconductors MPC8309CVMADFC Datasheet HTML 69Page - NXP Semiconductors MPC8309CVMADFC Datasheet HTML 70Page - NXP Semiconductors MPC8309CVMADFC Datasheet HTML 71Page - NXP Semiconductors MPC8309CVMADFC Datasheet HTML 72Page - NXP Semiconductors MPC8309CVMADFC Datasheet HTML 73Page - NXP Semiconductors MPC8309CVMADFC Datasheet HTML 74Page - NXP Semiconductors MPC8309CVMADFC Datasheet HTML 75Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 71 / 81 page
background image
MPC8309 PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 3
Freescale Semiconductor
71
Clocking
NOTE
The VCO divider (RCWL[CEVCOD]) must be set properly so that the
QUICC Engine VCO frequency is in the range of 300–600 MHz. The
QUICC Engine frequency is not restricted by the CSB and core frequencies.
The CSB, core, and QUICC Engine frequencies should be selected
according to the performance requirements.
The QUICC Engine VCO frequency is derived from the following
equations:
qe_clk = (primary clock input × CEPMF)
 (1 + CEPDF)
QUICC Engine VCO Frequency = qe_clk × VCO divider × (1 + CEPDF)
23.7
Suggested PLL Configurations
To simplify the PLL configurations, the MPC8309 might be separated into two clock domains. The first
domain contains the CSB PLL and the core PLL. The core PLL is connected serially to the CSB PLL, and
has the csb_clk as its input clock. The second clock domain has the QUICC Engine PLL. The clock
domains are independent, and each of their PLLs is configured separately.
The following table shows suggested PLL configurations for 33 and 66 MHz input clocks.
Table 63. Suggested PLL Configurations
Conf No.
SPMF
Core
PLL
CEPMF
CEDF
Input Clock
Frequency
(MHz)
CSB
Frequency
(MHz)
Core
Frequency
(MHz)
QUICC
Engine
Frequency
(MHz)
1
0100
0000100
0111
0
33.33
133.33
266.66
233
2
0010
0000100
0111
1
66.67
133.33
266.66
233
3
0100
0000101
0111
0
33.33
133.33
333.33
233
4
0101
0000101
1001
0
25
125
312.5
225
5
0010
0000101
0111
1
66.67
133.33
333.33
233
6
0100
0000110
0111
0
33.33
133.33
399.96
233
7
0101
0000110
1000
0
25
125
375
225
8
0010
0000110
0011
0
66.67
133.33
399.96
233
9
0101
0000101
0111
0
33.33
166.67
416.67
233



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com