MPC8309CVMADFC datasheet(42/81 Pages) NXP

42 / 81 page

MPC8309 PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 3

Freescale Semiconductor

I2C

16 I2C

This section describes the DC and AC electrical characteristics for the I2C interface of the MPC8309.

16.1

I2C DC Electrical Characteristics

The following table provides the DC electrical characteristics for the I2C interface of the MPC8309.

16.2

I2C AC Electrical Specifications

The following table provides the AC timing parameters for the I2C interface of the MPC8309.

Table 43. I2C DC Electrical Characteristics

At recommended operating conditions with OVDD of 3.3 V ± 300mV.

Parameter

Symbol

Min

Max

Unit

Notes

Input high voltage level

VIH

0.7

 OVDD

OVDD +0.3

—

Input low voltage level

VIL

–0.3

0.3

 OVDD

V—

Low level output voltage

VOL

00.4

Output fall time from VIH(min) to VIL(max) with a bus

capacitance from 10 to 400 pF

tI2KLKV

20 + 0.1

 CB

250

Pulse width of spikes which must be suppressed by the

input filter

tI2KHKL

050

Capacitance for each I/O pin

—10

—

Input current (0 V

VIN OVDD)IIN

—±5

A4

Notes:

1. Output voltage (open drain or open collector) condition = 3 mA sink current.

2. CB = capacitance of one bus line in pF.

3. Refer to the MPC8309 PowerQUICC II Pro Integrated Communications Processor Family Reference Manual for information

on the digital filter used.

4. I/O pins obstructs the SDA and SCL lines if OVDD is switched off.

Table 44. I2C AC Electrical Specifications

All values refer to VIH (min) and VIL (max) levels (see Table 43).

Parameter

Symbol1

Min

Max

Unit

SCL clock frequency

fI2C

400

kHz

Low period of the SCL clock

tI2CL

1.3

—

s

High period of the SCL clock

tI2CH

0.6

—

s

Setup time for a repeated START condition

tI2SVKH

0.6

—

s

Hold time (repeated) START condition (after this period, the first clock

pulse is generated)

tI2SXKL

0.6

—

s

Data setup time

tI2DVKH

100

—

Data hold time: I2C bus devices

tI2DXKL

300

0.93

s

Rise time of both SDA and SCL signals

tI2CR

20 + 0.1 CB4

300

MPC8309CVMADFC 数据表(PDF) 42 Page - NXP Semiconductors

MPC8309CVMADFC 数据表(HTML) 42 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81

数据表下载