数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST10 数据表(PDF) 38 Page - STMicroelectronics

部件名 ST10
功能描述  16-BIT MCU WITH 128KBYTE FLASH MEMORY
PDF  58 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST10 数据表(HTML) 38 Page - STMicroelectronics

Back Button ST10 Datasheet HTML 34Page - STMicroelectronics ST10 Datasheet HTML 35Page - STMicroelectronics ST10 Datasheet HTML 36Page - STMicroelectronics ST10 Datasheet HTML 37Page - STMicroelectronics ST10 Datasheet HTML 38Page - STMicroelectronics ST10 Datasheet HTML 39Page - STMicroelectronics ST10 Datasheet HTML 40Page - STMicroelectronics ST10 Datasheet HTML 41Page - STMicroelectronics ST10 Datasheet HTML 42Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 38 / 58 page
background image
ST10F163
38/58
XVI.4.10 - Multiplexed bus
VDD =5 V ± 10%
VSS =0 V
TA = 0 to +70°CCL = 100 pF
ALE cycle time = 6 TCL + 2tA +tC +tF (120 ns at 25-MHz CPU clock without waitstates)
Table 16 : Multiplexed bus characteristics
Parameter
Symbol
Max. CPU Clock
25 MHz
Variable CPU Clock
1/2TCL = 1 to 25MHz
min.
max.
min.
max.
ALE high time
t5
CC
10 + tA
TCL - 10
+tA
–ns
Address setup to ALE
t6
CC
4 + tA
TCL -
16+ tA
–ns
Address hold after ALE
t7
CC
10 + tA
TCL - 10
+tA
–ns
ALE falling edge to RD, WR (with RW-delay)
t8
CC
10 + tA
TCL - 10
+tA
–ns
ALE falling edge to RD, WR (no RW-delay)
t9
CC
-10 + tA
-10 + tA
–ns
Address float after RD, WR (with RW-delay)
t10
CC
–6–6
ns
Address float after RD, WR (no RW-delay)
t11
CC
26
TCL + 6
ns
RD, WR low time (with RW-delay)
t12
CC
30 + tC
2TCL - 10
+tC
–ns
RD, WR low time (no RW-delay)
t13
CC
50 + tC
3TCL - 10
+tC
–ns
RD to valid data in (with RW-delay)
t14
SR
20 + tC
2TCL - 20
+tC
ns
RD to valid data in (no RW-delay)
t15
SR
40 + tC
3TCL - 20
+tC
ns
ALE low to valid data in
t16
SR
40
+tA +tC
3TCL - 20
+tA +tC
ns
Address/Unlatched CS to valid data in
t17
SR
50 +2tA +
tC
4TCL - 30
+2tA +tC
ns
Data hold after RD rising edge
t18
SR
0–0–
ns
Data float after RD
t19
SR
26 + tF
2TCL - 14
+tF
ns
Data valid to WR
t22
CC
20 + tC
2TCL - 20
+tC
–ns
Data hold after WR
t23
CC
26 + tF
2TCL - 14
+tF
–ns
ALE rising edge after RD, WR
t25
CC
26 + tF
2TCL - 14
+tF
–ns
Address/Unlatched CS hold after RD, WR
t27
CC
26 + tF
2TCL - 14
+tF
–ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com