数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8S2245 数据表(PDF) 18 Page - Renesas Technology Corp

部件名 H8S2245
功能描述  Renesas 16-Bit Single-Chip Microcomputer H8S Family / H8S/2200 Series
PDF  818 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8S2245 数据表(HTML) 18 Page - Renesas Technology Corp

Back Button H8S2245 Datasheet HTML 14Page - Renesas Technology Corp H8S2245 Datasheet HTML 15Page - Renesas Technology Corp H8S2245 Datasheet HTML 16Page - Renesas Technology Corp H8S2245 Datasheet HTML 17Page - Renesas Technology Corp H8S2245 Datasheet HTML 18Page - Renesas Technology Corp H8S2245 Datasheet HTML 19Page - Renesas Technology Corp H8S2245 Datasheet HTML 20Page - Renesas Technology Corp H8S2245 Datasheet HTML 21Page - Renesas Technology Corp H8S2245 Datasheet HTML 22Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 818 page
background image
Rev.3.00 Mar. 26, 2007 Page xviii of xlii
REJ09B0355-0300
Item
Page Revision (See Manual for Details)
12.2.8 Bit Rate Register
(BRR)
Table 12.3 BRR
Settings for Various Bit
Rates (Asynchronous
Mode)
422
Table 12.3 amended
φφφφ (MHz)
3.6864
4
Bit Rate
(bit/s)
n
N
Error
(%)
n
N
Error
(%)
31250
———
030.00
38400
0
2
0.00
423
φφφφ (MHz)
8
Bit Rate
(bit/s)
n
N
Error
(%)
31250
0
7
0.00
38400
437
Note
* added to figure 12.4
Set TE and RE
* bits in SCR to 1, and set RIE, TIE, TEIE, and
MPIE bits
12.3.2 Operation in
Asynchronous Mode
Figure 12.4 Sample SCI
Initialization Flowchart
Note:
* Perform this set operation with the RxD pin in the 1
state. If the RE bit is set to 1 with the RxD pin in the 0 state, it
may be misinterpreted as a start bit.
Figure 12.5 Sample
Serial Transmission
Flowchart
438
Note
* added to figure 12.5
[3] Serial transmission continuation procedure: ... Checking and
clearing of the TDRE flag is automatic when the DTC
* is
activated by a transmit data empty interrupt (TXI) request, and ...
Note:
* The case, in which the DTC automatically checks and
clears the TDRE flag, occurs only when DISEL in DTC is 0 with
the transfer counter not being 0. Therefore, the TDRE flag should
be cleared by CPU when DISEL is 1, or when DISEL is 0 with the
transfer counter being 0.
Figure 12.7 Sample
Serial Reception Data
Flowchart
441
Note
* added to figure 12.7
[5] Serial reception continuation procedure: ... The RDRE flag is
cleared automatically when the DTC
* is activated by an RXI
interrupt and the RDR value is read.
Note:
* The case, in which the DTC automatically clears the
RDRF flag, occurs only when DISEL in DTC is 0 with the transfer
counter not being 0. Therefore, the RDRF flag should be cleared
by CPU when DISEL is 1, or when DISEL is 0 with the transfer
counter being 0.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com