| 数据搜索系统,热门电子元器件搜索 |
|
H8S2245 数据表(PDF) 27 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H8S2245 数据表(HTML) 27 Page - Renesas Technology Corp |
|
27 / 818 page ![]() Rev.3.00 Mar. 26, 2007 Page xxvii of xlii REJ09B0355-0300 Item Page Revision (See Manual for Details) Appendix B Register Field 702 ADCSR H'FF98 A/D Converter Note *2 added R/(W) *1 DTC*2 Notes: 1. Can only be written with 0 for flag clearing. 2. DTC can clear this bit only when DISEL is 0 with the transfer counter not being 0. 705 TCSR0 H'FFB2 8-Bit Timer Channel 0 TCSR1 H'FFB3 8-Bit Timer Channel 1 Note *2 added R/(W) *1 DTC*2 Notes: 1. Can only be written with 0 for flag clearing. 2. DTC can clear this bit only when DISEL is 0 with the transfer counter not being 0. 707 TCSR H'FFBC(W) H'FFBC(R) WDT Note *2 added R/(W) *1 Overflow Flag [Clearing condition] Cleared by reading TCSR when OVF = 1, then writing 0 to OVF *2 Notes: The method for writing to ... 1. Can only be written with 0 for flag clearing. 2. When polling OVF with the interval timer interrupt disabled, read TSCR twice or more while OVF is set to 1. 709 RSTCSR H'FFBE(W) H'FFBF(R) WDT Figure amended Watchdog Timer Overflow Flag [Clearing condition] Cleared by reading RSTCSR when WOVF = 1, then writing 0 to WOVF 716 TSR0 H'FFD5 TPU0 Note *2 added R/(W) *1 DTC*2 Notes: 1. Can only be written with 0 for flag clearing. 2. DTC can clear this bit only when DISEL is 0 with the transfer counter not being 0. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |