H8SSLASH2218 datasheet(342/750 Pages) RENESAS

342 / 750 page

Section 9 16-Bit Timer Pulse Unit (TPU)

Rev.6.00 Jun. 03, 2008 Page 294 of 698

REJ09B0074-0600

Bit

Bit Name Initial value

R/W

Description

TGIEB

R/W

TGR Interrupt Enable B

Enables or disables interrupt requests (TGIB) by the

TGFB bit when the TGFB bit in TSR is set to 1.

0: Interrupt requests (TGIB) by TGFB disabled

1: Interrupt requests (TGIB) by TGFB enabled

TGIEA

R/W

TGR Interrupt Enable A

Enables or disables interrupt requests (TGIA) by the

TGFA bit when the TGFA bit in TSR is set to 1.

0: Interrupt requests (TGIA) by TGFA disabled

1: Interrupt requests (TGIA) by TGFA enabled

9.3.5

Timer Status Register (TSR)

The TSR registers indicate the status of each channel. The TPU has three TSR registers, one for

each channel.

Bit

Bit Name Initial value

R/W

Description

TCFD

Count Direction Flag

Status flag that shows the direction in which TCNT counts

in channel 1 and 2. In channel 0, bit 7 is reserved. It is

always read as 0 and cannot be modified.

0: TCNT counts down

1: TCNT counts up

–

Reserved

This bit is always read as 1 and cannot be modified.

TCFU

R/(W)* Underflow Flag

Status flag that indicates that TCNT underflow has

occurred when channels 1 and 2 are set to phase

counting mode. The write value should always be 0 to

clear this flag. In channel 0, bit 5 is reserved.

[Setting condition]

When the TCNT value underflows (change from H'0000

to H'FFFF)

[Clearing condition]

When 0 is written to TCFU after reading TCFU = 1

H8S/2218 数据表(PDF) 342 Page - Renesas Technology Corp

H8S/2218 数据表(HTML) 342 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载