H8SSLASH2218 datasheet(477/750 Pages) RENESAS

477 / 750 page

Section 12 Serial Communication Interface

Rev.6.00 Jun. 03, 2008 Page 429 of 698

REJ09B0074-0600

bits in SCMR to 0. According to Smart Card regulations, clear the O/

E bit in SMR to 0 to select

even parity mode.

(Z)

State

Figure 12.27 Inverse Convention (SDIR = SINV = O/

E = 1)

With the inverse convention type, the logic 1 level corresponds to state A and the logic 0 level to

state Z, and transfer is performed in MSB-first order. The start character data for the above is

H'3F. For the inverse convention type, set the SDIR and SINV bits in SCMR to 1. According to

Smart Card regulations, even parity mode is the logic 0 level of the parity bit, and corresponds to

state Z. In this LSI, the SINV bit inverts only data bits D0 to D7. Therefore, set the O/

E bit in

SMR to 1 to invert the parity bit for both transmission and reception.

12.7.3

Clock

As a transmit/receive clock, only an internal clock which is generated by an on-chip baud rate

generator can be used. When clock output is selected by setting CKE0 to 1, a clock with a

frequency S times the bit rate is output from the SCK pin.

Note:

Symbol S is the value of S described in section 12.3.11, Bit Rate Register (BRR).

12.7.4

Block Transfer Mode

Operation in block transfer mode is the same as that in the normal Smart Card interface mode,

except for the following points.

• In reception, though the parity check is performed, no error signal is output even if an error is

detected. However, the PER bit in SSR is set to 1 and must be cleared before receiving the

parity bit of the next frame.

• In transmission, a guard time of at least 1 etu is left between the end of the parity bit and the

start of the next frame.

• In transmission, because retransmission is not performed, the TEND flag is set to 1, 11.5 etu

after transmission start.

• As with the normal Smart Card interface, the ERS flag indicates the error signal status, but

since error signal transfer is not performed, this flag is always cleared to 0.

H8S/2218 数据表(PDF) 477 Page - Renesas Technology Corp

H8S/2218 数据表(HTML) 477 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载