数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8S/2218 数据表(PDF) 643 Page - Renesas Technology Corp

部件名 H8S/2218
功能描述  16-Bit Single-Chip Microcomputer H8S Family/H8S/2200 Series
PDF  750 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8S/2218 数据表(HTML) 643 Page - Renesas Technology Corp

Back Button H8S/2218 Datasheet HTML 639Page - Renesas Technology Corp H8S/2218 Datasheet HTML 640Page - Renesas Technology Corp H8S/2218 Datasheet HTML 641Page - Renesas Technology Corp H8S/2218 Datasheet HTML 642Page - Renesas Technology Corp H8S/2218 Datasheet HTML 643Page - Renesas Technology Corp H8S/2218 Datasheet HTML 644Page - Renesas Technology Corp H8S/2218 Datasheet HTML 645Page - Renesas Technology Corp H8S/2218 Datasheet HTML 646Page - Renesas Technology Corp H8S/2218 Datasheet HTML 647Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 643 / 750 page
background image
Section 19 Clock Pulse Generator
Rev.6.00 Jun. 03, 2008 Page 595 of 698
REJ09B0074-0600
Section 19 Clock Pulse Generator
This LSI has an on-chip clock pulse generator that generates the system clock (
φ), the bus master
clock, and internal clocks. The clock pulse generator consists of a main clock oscillator, duty
adjustment circuit, clock select circuit, medium-speed clock divider, bus master clock selection
circuit, subclock oscillator, waveform shaping circuit, PLL (Phase Locked Loop) circuit, and USB
operating clock selection circuit. A block diagram of clock pulse generator is shown in figure
19.1.
Duty
adjustment
circuit
EXTAL
XTAL
Main
clock
oscillator
USB
operation
clock
selection circuit
OSC1
OSC2
Subclock
oscillator
Waveform
generation
circuit
Medium-
speed
clock divider
System clock
to
φ pin
USB operation
clock
to USB
RTC clock
to RTC
Internal clock
to peripheral
modules
Bus master clock
to CPU,
DMAC
USB clock
to USB
φ/2
to
φ/32
SCK2 to SCK0
UCKS3 to UCKS0
SCKCR
RFCUT
48MHz
LPWRCR
UCTLR
Bus
master
clock
selection
circuit
Clock
selection
circuit
φ
φ
φ SUB
Legend:
LPWRCR: Low power control register
SCKCR:
System clock control register
UCTLR:
USB control register
PLL
circuit
Figure 19.1 Block Diagram of Clock Pulse Generator
The frequency of the main clock oscillator can be changed by software by means of settings in the
low-power control register (LPWRCR) and system clock control register (SCKCR). PLL 48-MHz
clock can be selected by software by means of setting the USB control register (UCTLR). For
details, refer to section 14, Universal Serial Bus (USB).
CPG0600B_000020020900



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com