数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8S/2218 数据表(PDF) 675 Page - Renesas Technology Corp

部件名 H8S/2218
功能描述  16-Bit Single-Chip Microcomputer H8S Family/H8S/2200 Series
PDF  750 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8S/2218 数据表(HTML) 675 Page - Renesas Technology Corp

Back Button H8S/2218 Datasheet HTML 671Page - Renesas Technology Corp H8S/2218 Datasheet HTML 672Page - Renesas Technology Corp H8S/2218 Datasheet HTML 673Page - Renesas Technology Corp H8S/2218 Datasheet HTML 674Page - Renesas Technology Corp H8S/2218 Datasheet HTML 675Page - Renesas Technology Corp H8S/2218 Datasheet HTML 676Page - Renesas Technology Corp H8S/2218 Datasheet HTML 677Page - Renesas Technology Corp H8S/2218 Datasheet HTML 678Page - Renesas Technology Corp H8S/2218 Datasheet HTML 679Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 675 / 750 page
background image
Section 20 Power-Down Modes
Rev.6.00 Jun. 03, 2008 Page 627 of 698
REJ09B0074-0600
20.10
Direct Transitions
There are three modes, high-speed, medium-speed, and subactive, in which the CPU executes
programs. When a direct transition is made, there is no interruption of program execution when
shifting between high-speed and subactive modes. Direct transitions are enabled by setting the
LPWRCR DTON bit to 1, then executing the SLEEP instruction. After a transition, direct
transition interrupt exception processing starts.
20.10.1
Direct Transitions from High-Speed Mode to Subactive Mode
Execute the SLEEP instruction in high-speed mode when the SBYCR SSBY bit = 1, LPWRCR
LSON bit = 1, and DTON bit = 1, and TSCR_1 PSS bit = 1 to make a transition to subactive
mode.
20.10.2
Direct Transitions from Subactive Mode to High-Speed Mode
Execute the SLEEP instruction in subactive mode when the SBYCR SSBY bit = 1, LPWRCR
LSON bit = 0, and DTON bit = 1, and TSCR_1 PSS bit = 1 to make a direct transition to high-
speed mode after the time set in SBYCR STS2 to STS0 has elapsed.
20.11
φ Clock Output Disabling Function
Output of the
φ clock can be controlled by means of the PSTOP bit in SCKCR, and DDR for the
corresponding port. When the PSTOP bit is set to 1, the
φ clock stops at the end of the bus cycle,
and
φ output goes high. φ clock output is enabled when the PSTOP bit is cleared to 0. When DDR
for the corresponding port is cleared to 0,
φ clock output is disabled and input port mode is set.
Table 20.4 shows the state of the
φ pin in each processing state.
Table 20.4
φ Pin State in Each Processing State
Register Settings
DDR
PSTOP
High-Speed Mode,
Medium-Speed Mode,
Subactive Mode
Sleep Mode, Subsleep
Mode
Software Standby
Mode, Watch Mode,
Direct Transition
Hardware Standby
Mode
0
×
High impedance
High impedance
High impedance
High impedance
1
0
φ output
φ output
Fixed high
High impedance
1
1
Fixed high
Fixed high
Fixed high
High impedance
Legend:
×: Don’t care



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com