数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8S/2218 数据表(PDF) 676 Page - Renesas Technology Corp

部件名 H8S/2218
功能描述  16-Bit Single-Chip Microcomputer H8S Family/H8S/2200 Series
PDF  750 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8S/2218 数据表(HTML) 676 Page - Renesas Technology Corp

Back Button H8S/2218 Datasheet HTML 672Page - Renesas Technology Corp H8S/2218 Datasheet HTML 673Page - Renesas Technology Corp H8S/2218 Datasheet HTML 674Page - Renesas Technology Corp H8S/2218 Datasheet HTML 675Page - Renesas Technology Corp H8S/2218 Datasheet HTML 676Page - Renesas Technology Corp H8S/2218 Datasheet HTML 677Page - Renesas Technology Corp H8S/2218 Datasheet HTML 678Page - Renesas Technology Corp H8S/2218 Datasheet HTML 679Page - Renesas Technology Corp H8S/2218 Datasheet HTML 680Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 676 / 750 page
background image
Section 20 Power-Down Modes
Rev.6.00 Jun. 03, 2008 Page 628 of 698
REJ09B0074-0600
20.12
Usage Notes
20.12.1
I/O Port Status
In software standby mode or watch mode, I/O port states are retained. In addition, if the OPE bit is
set to 1, the address bus and bus control signal output are retained. Therefore, there is no reduction
in current dissipation for the output current when a high-level signal is output.
20.12.2
Current Dissipation during Oscillation Stabilization Wait Period
Current dissipation increases during the oscillation stabilization wait period.
20.12.3
Flash Memory Module Stop
Setting of the flash memory module stop mode should be carried out while the programs in the on-
chip RAM and external memory are executed. For details, see section 20.1.3, Module Stop Control
Registers A to C (MSTPCRA to MSTPCRC).
20.12.4
DMAC Module Stop
Depending on the operating status of the DMAC, the MSTPA7 bit may not be set to 1. Setting of
the DMAC module stop mode should be carried out only when the DMAC is not activated.
For details, section 7, DMA Controller (DMAC).
20.12.5
On-Chip Peripheral Module Interrupt
• Module stop mode
Relevant interrupt operations cannot be performed in module stop mode. Consequently, if
module stop mode is entered when an interrupt has been requested, it will not be possible to
clear the CPU interrupt source or DMAC activation source. Interrupts should therefore be
disabled before setting module stop mode.
• Subactive Mode/Watch Mode
On-chip peripheral modules (DMAC and TPU) that stop operation in subactive mode cannot
clear interrupts in subactive mode. Therefore, if subactive mode is entered when an interrupt is
requested, CPU interrupt factors cannot be cleared.
Interrupts should therefore before executing the SLEEP instruction and entering subactive or
watch mode.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com