| 数据搜索系统,热门电子元器件搜索 |
|
H8S/2218 数据表(PDF) 121 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H8S/2218 数据表(HTML) 121 Page - Renesas Technology Corp |
|
121 / 750 page ![]() Section 3 MCU Operating Modes Rev.6.00 Jun. 03, 2008 Page 73 of 698 REJ09B0074-0600 Bit Bit Name Initial Value R/W Description 7 – 0 R/W Reserved The write value should always be 0. 6 – 0 – Reserved This bit is always read as 0 and cannot be modified. 5 4 INTM1 INTM0 0 0 R/W R/W These bits select the control mode of the interrupt controller. For details of the interrupt control modes, see section 5.6, Interrupt Control Modes and Interrupt Operation. 00: Interrupt control mode 0 01: Setting prohibited 10: Interrupt control mode 2 11: Setting prohibited 3 NMIEG 0 R/W NMI Edge Select Selects the valid edge of the NMI interrupt input. 0: An interrupt is requested at the falling edge of NMI input 1: An interrupt is requested at the rising edge of NMI input 2 MRESE 0 R/W Manual Reset Select Enables or disables the MRES pin* input. 0: Manual reset is disabled 1: Manual reset is enabled The MRES input pin* can be used. 1 – 0 – Reserved This bit is always read as 0 and cannot be modified. 0 RAME 1 R/W RAM Enable Enables or disables the on-chip RAM. The RAME bit is initialized when the reset status is released. 0: On-chip RAM is disabled 1: On-chip RAM is enabled Note: * Supported only by the H8S/2218 Group. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |