| 数据搜索系统,热门电子元器件搜索 |
|
H8S/2218 数据表(PDF) 183 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H8S/2218 数据表(HTML) 183 Page - Renesas Technology Corp |
|
183 / 750 page ![]() Section 6 Bus Controller Rev.6.00 Jun. 03, 2008 Page 135 of 698 REJ09B0074-0600 D15 D8 D7 D0 Upper data bus Lower data bus Byte size Word size 1st bus cycle 2nd bus cycle Longword size · Even address Byte size · Odd address Figure 6.9 Access Sizes and Data Alignment Control (16-Bit Access Space) 6.6.2 Valid Strobes Table 6.3 shows the data buses used and valid strobes for the access spaces in the H8S/2218 Group. In a read, the RD signal is valid without discrimination between the upper and lower halves of the data bus. In a write, the HWR signal is valid for the upper half of the data bus, and the LWR signal for the lower half. The RD, HWR, and LWR signals are not available in the H8S/2212 Group. Table 6.3 Data Buses Used and Valid Strobes Area Access Size Read/ Write Address Valid Strobe Upper Data Bus (D15 to D8) Lower Data Bus (D7 to D0) Byte Read – RD Valid Invalid 8-bit access space Write – HWR Hi-Z Byte Read Even RD Valid Invalid Odd Invalid Valid 16-bit access space Write Even HWR Valid Hi-Z Odd LWR Hi-Z Valid Word Read – RD Valid Valid Write – HWR, LWR Notes: Hi-Z: High impedance. Invalid: Input state: input value is ignored. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |