数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

SH7708 数据表(PDF) 218 Page - Renesas Technology Corp

部件名 SH7708
功能描述  SuperH??RISC engine
PDF  633 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

SH7708 数据表(HTML) 218 Page - Renesas Technology Corp

Back Button SH7708 Datasheet HTML 214Page - Renesas Technology Corp SH7708 Datasheet HTML 215Page - Renesas Technology Corp SH7708 Datasheet HTML 216Page - Renesas Technology Corp SH7708 Datasheet HTML 217Page - Renesas Technology Corp SH7708 Datasheet HTML 218Page - Renesas Technology Corp SH7708 Datasheet HTML 219Page - Renesas Technology Corp SH7708 Datasheet HTML 220Page - Renesas Technology Corp SH7708 Datasheet HTML 221Page - Renesas Technology Corp SH7708 Datasheet HTML 222Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 218 / 633 page
background image
200
10.2
BSC Registers
10.2.1
Bus Control Register 1 (BCR1)
The bus control register 1 (BCR1) is a 16-bit read/write register that sets the functions and bus
cycle status for each area. It is initialized to H'0000 by a power-on reset, but is not initialized by a
manual reset or in standby mode. Do not access external memory outside area 0 until BCR1
register initialization is complete.
Bit:
15
14
13
12
11
10
9
8
Bit name:
—
—
HIZMEM*2
HIZCNT ENDIAN A0BST1 A0BST0 A5BST1
Initial value:
0
0
0
0
0/1*
1
00
0
R/W:
R
R
R/W
R/W
R
R/W
R/W
R/W
Bit:
7
6
5
4
3
2
1
0
Bit name: A5BST0 A6BST1 A6BST0
DRAM
TP2
DRAM
TP1
DRAM
TP0
A5PCM A6PCM
Initial value:
0
0
0
0
0
0
0
0
R/W:
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Notes: 1. Samples the value of the external pin designating endian upon a power-on reset.
2. Reserved bit in the SH7708.
Bits 15 and 14—Reserved: These bits always read 0. The write value should always be 0.
Bits 13 (SH7708)—Reserved: These bits always read 0. The write value should always be 0. This
bit is not supported in emulator.
Bit 13 (SH7708S, SH7708R) —High-Z Memory Control (HIZMEM): Specifies the state of A25
to A0, BS, CS, RD/WR, WE/DQM, RD, MD3/CE2A, and MD4/CE2B in standby mode.
Bit 13: HIZMEM
Description
0
High-impedance (high-Z) in standby mode
(Initial value)
1
Drive state in standby mode
Bit 12—High-Z Control (HIZCNT): Specifies the state of the RAS and CAS signals in the standby
and bus-released states.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com