数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SH7708 数据表(PDF) 220 Page - Renesas Technology Corp

部件名 SH7708
功能描述  SuperH??RISC engine
PDF  633 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

SH7708 数据表(HTML) 220 Page - Renesas Technology Corp

Back Button SH7708 Datasheet HTML 216Page - Renesas Technology Corp SH7708 Datasheet HTML 217Page - Renesas Technology Corp SH7708 Datasheet HTML 218Page - Renesas Technology Corp SH7708 Datasheet HTML 219Page - Renesas Technology Corp SH7708 Datasheet HTML 220Page - Renesas Technology Corp SH7708 Datasheet HTML 221Page - Renesas Technology Corp SH7708 Datasheet HTML 222Page - Renesas Technology Corp SH7708 Datasheet HTML 223Page - Renesas Technology Corp SH7708 Datasheet HTML 224Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 220 / 633 page
background image
202
Bits 6 and 5—Area 6 Burst Enable (A6BST1, A6BST0): These bits specify whether to use burst
ROM and PCMCIA burst mode in physical space area 6. When burst ROM and PCMCIA burst
mode are used, they set the number of burst transfers.
Bit 6: A6BST1
Bit 5: A6BST0
Description
0
0
Access area 6 as normal memory.
(Initial value)
1
Burst access of area 6 (4 consecutive accesses). Can
be used when bus width is 8, 16, or 32.
1
0
Burst access of area 6 (8 consecutive accesses). Can
be used only when bus width is 8 or 16.
1
Burst access of area 6 (16 consecutive accesses). Can
be used only when bus width is 8.
Bits 4 to 2—Area 2, Area 3 Memory Type (DRAMTP2, DRAMTP1, DRAMTP0): These bits
designate the types of memory connected to physical space areas 2 and 3. Normal memory, such
as ROM, SRAM, or flash RAM, can be directly connected. Pseudo-SRAM, DRAM, and
synchronous DRAM can also be directly connected.
Bit 4: DRAMTP2 Bit 3: DRAMTP1 Bit 2: DRAMTP0 Description
0
0
0
Areas 2 and 3 are normal memory
(Initial value)
1
Area 2: normal memory; area 3: PSRAM
1
0
Area 2: normal memory; area 3: SDRAM
1
Areas 2 and 3 are SDRAM
1
0
0
Area 2: normal memory; area 3: DRAM
1
Areas 2 and 3 are DRAM *
1
0
Reserved (cannot be set)
1
Reserved (cannot be set)
Note: * When selecting these bits, set the area 2 and 3 bus widths as word. The MD5 pin output is
the
RAS2 signal.
Bit 1—Area 5 Bus Type (A5PCM): Designates whether to access physical space area 5 as
PCMCIA space.
Bit 1: A5PCM
Description
0
Access physical space area 5 as normal memory.
(Initial value)
1
Access physical space area 5 as PCMCIA space.*
Note: * MD3 pin output is
CE2A.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com