H8SLASH3003 datasheet(208/715 Pages) RENESAS

208 / 715 page

8.3.4 Data Transfer Control Registers (DTCR)

The data transfer control registers (DTCRs) are 8-bit readable/writable registers that control the

operation of the DMAC channels. A channel operates in full address mode when bits DTS2A and

DTS1A are both set to 1 in DTCRA. DTCRA and DTCRB have different functions in full address

mode.

DTCRA

DTCRA is initialized to H'00 by a reset and in standby mode.

Bit

Initial value

Read/Write

DTE

R/W

DTSZ

R/W

SAID

R/W

SAIDE

R/W

DTIE

R/W

DTS0A

R/W

DTS2A

R/W

DTS1A

R/W

Data transfer enable

Enables or disables

data transfer

Enables or disables the

CPU interrupt at the end

of the transfer

Data transfer size

Selects byte or

word size

Source address

increment/decrement

Data transfer select

2A and 1A

These bits must both be

set to 1

Data transfer

interrupt enable

Source address increment/

decrement enable

These bits select whether

the source address register

(MARA) is incremented,

decremented, or held fixed

during the data transfer

Selects block

transfer mode

Data transfer

select 0A

190

H8/3003 数据表(PDF) 208 Page - Renesas Technology Corp

H8/3003 数据表(HTML) 208 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载