H8SLASH3028F datasheet(185/923 Pages) RENESAS

部件名	H8/3028F

功能描述	Renesas 16-Bit Single-Chip Microcomputer H8 Family/H8/300H Series

PDF	923 Pages

Scroll/Zoom	100%

制造商	RENESAS [Renesas Technology Corp]

网页	http://www.renesas.com

标志

185 / 923 page

Rev. 2.00, 09/03, page 155 of 890

A23 to A0

CSn (RAS)

Tp1

Tc1

(

UCAS/LCAS)

PB4/PB5

RD (WE)

D15 to D0

RD (WE)

D15 to D0

(

UCAS/LCAS)

PB4/PB5

Tc2

Tp2

Note: n = 2 to 5

Row

High level

Column

Read access

Write access

Figure 6.19 Timing with Two Precharge States (CSEL = 0 in DRCRB)

6.5.8

Wait Control

In a DRAM access cycle, wait states can be inserted (1) between the Tr state and Tc1 state, and (2)

between the Tc1 state and Tc2 state.

Insertion of Trw Wait State between Tr and Tc1: One Trw state can be inserted between Tr and

Tc1 by setting the RCW bit to 1 in DRCRB.

Insertion of Tw Wait State(s) between Tc1 and Tc2: When the bit in ASTCR corresponding to an

area designated as DRAM space is set to 1, from 0 to 3 wait states can be inserted between the Tc1

state and Tc2 state by means of settings in WCRH and WCRL.

Figure 6.20 shows an example of the timing for wait state insertion.

H8/3028F 数据表(PDF) 185 Page - Renesas Technology Corp

H8/3028F 数据表(HTML) 185 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载