数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8/3028F 数据表(PDF) 252 Page - Renesas Technology Corp

部件名 H8/3028F
功能描述  Renesas 16-Bit Single-Chip Microcomputer H8 Family/H8/300H Series
PDF  923 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8/3028F 数据表(HTML) 252 Page - Renesas Technology Corp

Back Button H8/3028F Datasheet HTML 248Page - Renesas Technology Corp H8/3028F Datasheet HTML 249Page - Renesas Technology Corp H8/3028F Datasheet HTML 250Page - Renesas Technology Corp H8/3028F Datasheet HTML 251Page - Renesas Technology Corp H8/3028F Datasheet HTML 252Page - Renesas Technology Corp H8/3028F Datasheet HTML 253Page - Renesas Technology Corp H8/3028F Datasheet HTML 254Page - Renesas Technology Corp H8/3028F Datasheet HTML 255Page - Renesas Technology Corp H8/3028F Datasheet HTML 256Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 252 / 923 page
background image
Rev. 2.00, 09/03, page 222 of 890
7.4.6
Block Transfer Mode
In block transfer mode the A and B channels are combined. One block of a specified size is
transferred per request. A designated number of block transfers are executed. Addresses are
specified in MARA and MARB. The block area address can be either held fixed or cycled.
Table 7.10 indicates the register functions in block transfer mode.
Table 7.10 Register Functions in Block Transfer Mode
Register
Function
Initial Setting
Operation
Source address
register
Source start
address
Incremented or
decremented once per
transfer, or held fixed
Destination
address register
Destination start
address
Incremented or
decremented once per
transfer, or held fixed
Block size counter
Block size
Decremented once per
transfer until H'00 is
reached, then reloaded
from ETCRL
Initial block size
Block size
Held fixed
Block transfer
counter
Number of block
transfers
Decremented once per
block transfer until H'0000
is reached and the
transfer ends
Legend
MARA:
Memory address register A
MARB:
Memory address register B
ETCRA: Execute transfer count register A
ETCRB: Execute transfer count register B
23
0
MARA
70
ETCRAH
70
ETCRAL
23
0
MARB
15
0
ETCRB
The source and destination addresses are both 24-bit addresses. MARA specifies the source
address. MARB specifies the destination address. MARA and MARB can be independently
incremented, decremented, or held fixed as data is transferred. One of these registers operates as a
block area register: even if it is incremented or decremented, it is restored to its initial value at the
end of each block transfer. The TMS bit in DTCRB selects whether the block area is the source or
destination.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com