H5GQ1H24AFR-R0C datasheet(97/173 Pages) HYNIX

97 / 173 page

This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any

responsability for use of circuits described. No patent licenses are implied.

Rev. 1.0 /Nov. 2009

H5GQ1H24AFR

5.11. READ and WRITE DATA BUS INVERSION (DBI)

The GDDR5 SGRAM Data Bus Inversion (DBIdc) reduces the DC power consumption on data pins, as the

number of DQ lines driving a low level can be limited to 4 within a byte. DBIdc is evaluated per byte.

There is one DBI# pin per byte: DBI0# is associated with DQ0‐DQ7, DBI1# with DQ8‐DQ15, DBI2# with

DQ16‐DQ23 and DBI3# with DQ24‐DQ31.

The DBI# pins are bidirectional active Low double data rate (DDR) signals. For Writes, they are sampled

by the GDDR5 SGRAM along with the DQ of the same byte. For Reads, they are driven by the GDDR5

SGRAM along with the DQ of the same byte.

Once enabled by the corresponding RDBI Mode Register bit, the GDDR5 SGRAM inverts read data and

sets DBI# Low, when the number of ’0’ data bits within a byte is greater than 4; otherwise the GDDR5

SGRAM does not invert the read data and sets DBI# High, as shown in Figure 64.

Once enabled by the corresponding WDBI Mode Register bit, the GDDR5 SGRAM inverts write data

received on the DQ inputs in case DBI# was sampled Low, or leaves the data non‐inverted in case DBI#

was sampled High, as shown in Figure 65.

Figure 64. Example of Data Bus Inversion Logic for READs

Figure 65. Example of Data Bus Inversion Logic for WRITEs

The flow diagram in Figure 66 illustrates the DBIdc operation. In any case, the transmitter (the controller

for WRITEs, the GDDR5 SGRAM for READs) decides whether to invert or not invert the data conveyed on

the DQs. The receiver (the GDDR5 SGRAM for WRITEs, the controller for READs) has to perform the

reverse operation based on the level on the DBI# pin. Data input and output timing parameters are only

valid with DBI being enabled and a maximum of 4 data lines per byte driven Low.

from

DRAM

core

from Mode Register:

0 = enabled

1 = disabled

DBI#

’0’

count

DRAM

core

DBI#

from Mode Register:

0 = enabled

1 = disabled

H5GQ1H24AFR-R0C 数据表(PDF) 97 Page - Hynix Semiconductor

H5GQ1H24AFR-R0C 数据表(HTML) 97 Page - Hynix Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载