数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H5GQ1H24AFR-R0C 数据表(PDF) 53 Page - Hynix Semiconductor

部件名 H5GQ1H24AFR-R0C
功能描述  1Gb (32Mx32) GDDR5 SGRAM
PDF  173 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  HYNIX [Hynix Semiconductor]
网页  http://www.skhynix.com/kor/main.do
标志 HYNIX - Hynix Semiconductor

H5GQ1H24AFR-R0C 数据表(HTML) 53 Page - Hynix Semiconductor

Back Button H5GQ1H24AFR-R0C Datasheet HTML 49Page - Hynix Semiconductor H5GQ1H24AFR-R0C Datasheet HTML 50Page - Hynix Semiconductor H5GQ1H24AFR-R0C Datasheet HTML 51Page - Hynix Semiconductor H5GQ1H24AFR-R0C Datasheet HTML 52Page - Hynix Semiconductor H5GQ1H24AFR-R0C Datasheet HTML 53Page - Hynix Semiconductor H5GQ1H24AFR-R0C Datasheet HTML 54Page - Hynix Semiconductor H5GQ1H24AFR-R0C Datasheet HTML 55Page - Hynix Semiconductor H5GQ1H24AFR-R0C Datasheet HTML 56Page - Hynix Semiconductor H5GQ1H24AFR-R0C Datasheet HTML 57Page - Hynix Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 53 / 173 page
background image
This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any
responsability for use of circuits described. No patent licenses are implied.
Rev. 1.0 /Nov. 2009
53
H5GQ1H24AFR
The EDC hold pattern will not be transmitted when the device is in address training mode, in WCK2CK
training mode, in RDQS mode, in self refresh mode, in reset state, in power‐down state with the LP2 bit
set, or in scan mode.
With register bit A11 set High, EDC1 and EDC3 will transmit the inverted EDC hold pattern, resulting in
a pseudo‐differential pattern. Please note that this function is not available in x16 configuration. Bit A11 is
ignored for READ, WRITE and RDTR CRC bursts and the clock phase information in WCK2CK training
mode.
CRC Write Latency (CRCWL)
The  value  of  the  CRC  write  latency  is  loaded  into  register  bits  A4‐A6.  If  the  DRAM  vendor  does  not
support the Mode Register definition of CRCWL, the Mode Register settings will be ignored. In that case
the  valid  fixed  latency  is  given  with  the  DRAM  vendor’s  specification.  The  user  must  set  the  CRCWL
Mode Register bits.
Speed
Allowable Operating Frequency (Gbps)
CRCWL14
CRCWL13
CRCWL12
CRCWL11
CRCWL10
CRCWL9
CRCWL8
6.0Gbps
5.5Gbps
5.0Gbps
4.5Gbps
4.0Gbps
CRC Read Latency (CRCRL)
The value of the CRC read latency is loaded into register bits A7‐A8. If the DRAM vendor does not support
the Mode Register definition of CRCRL, the Mode Register settings will be ignored. In that case the valid
fixed latency is given with the DRAM vendor’s specification. The user must set the CRCRL Mode Register
bits.
Speed
RDBI
ON/OFF
Allowable Operating Frequency (Gbps)
CRCRL3
CRCRL2
CRCRL1
CRCRL0
6.0Gbps
OFF
ON
5.5Gbps
OFF
ON
5.0Gbps
OFF
ON
4.5Gbps
OFF
ON
4.0Gbps
OFF
ON



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com