H5GQ1H24AFR-R0C datasheet(54/173 Pages) HYNIX

数据搜索系统，热门电子元器件搜索

H5GQ1H24AFR-R0C 数据表(PDF) 54 Page - Hynix Semiconductor

部件名	H5GQ1H24AFR-R0C

功能描述	1Gb (32Mx32) GDDR5 SGRAM

PDF	173 Pages

Scroll/Zoom	100%

制造商	HYNIX [Hynix Semiconductor]

网页	http://www.skhynix.com/kor/main.do

标志

54 / 173 page

Rev. 1.0 /Nov. 2009

H5GQ1H24AFR

Read CRC

Bit A9 controls the CRC calculation for READ bursts. When enabled, the calculated CRC pattern will be

transmitted on the EDC pins with the latency as programmed in the CRCRL field of this register. With

Read CRC being off, no CRC will be calculated for READ bursts, and the EDC hold pattern will be

transmitted instead.

Write CRC

Bit A10 controls the CRC calculation for WRITE bursts. When enabled, the calculated CRC pattern will be

transmitted on the EDC pins with the latency as programmed in the CRCWL field of this register. With

Write CRC being off, no CRC will be calculated for WRITE bursts, and the EDC hold pattern will be trans‐

mitted instead.

ALLDATASHEET是否为您带来帮助? [ DONATE ]
关于 Alldatasheet \| 广告服务 \| 联系我们 \| 隐私政策 \| 数据表链接 \| 链接交换 \| 制造商名单 All Rights Reserved©Alldatasheet.com
Mirror Sites English : Alldatasheet.com \| English : Alldatasheet.net \| Chinese : Alldatasheetcn.com \| German : Alldatasheetde.com \| Japanese : Alldatasheet.jp Russian : Alldatasheetru.com \| Korean : Alldatasheet.co.kr \| Spanish : Alldatasheet.es \| French : Alldatasheet.fr \| Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com \| Polish : Alldatasheet.pl \| Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in \| Mexican : Alldatasheet.com.mx \| British : Alldatasheet.co.uk \| New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com \| icmetro.com

ALLDATASHEET是否为您带来帮助? [ DONATE ]

Family Site : ic2ic.com | icmetro.com