PIC12F675T-ESLASHP datasheet(29/136 Pages) MICROCHIP

29 / 136 page

 2010 Microchip Technology Inc.

DS41190G-page 29

PIC12F629/675

4.0

TIMER0 MODULE

The Timer0 module timer/counter has the following

features:

• 8-bit timer/counter

• Readable and writable

• 8-bit software programmable prescaler

• Internal or external clock select

• Interrupt on overflow from FFh to 00h

• Edge select for external clock

Figure 4-1 is a block diagram of the Timer0 module and

the prescaler shared with the WDT.

4.1

Timer0 Operation

Timer mode is selected by clearing the T0CS bit

(OPTION_REG<5>). In Timer mode, the Timer0

module will increment every instruction cycle (without

prescaler). If TMR0 is written, the increment is inhibited

for the following two instruction cycles. The user can

work around this by writing an adjusted value to the

TMR0 register.

Counter mode is selected by setting the T0CS bit

(OPTION_REG<5>). In this mode, the Timer0 module

will increment either on every rising or falling edge of

pin GP2/T0CKI. The incrementing edge is determined

the

source

edge

(T0SE)

control

bit

(OPTION_REG<4>). Clearing the T0SE bit selects the

rising edge.

4.2

Timer0 Interrupt

A Timer0 interrupt is generated when the TMR0

overflow sets the T0IF bit. The interrupt can be masked

by clearing the T0IE bit (INTCON<5>). The T0IF bit

(INTCON<2>) must be cleared in software by the

Timer0 module Interrupt Service Routine before re-

enabling this interrupt. The Timer0 interrupt cannot

wake the processor from Sleep since the timer is shut-

off during Sleep.

FIGURE 4-1:

BLOCK DIAGRAM OF THE TIMER0/WDT PRESCALER

Note:

Additional information on the Timer0

module is available in the PIC® Mid-Range

Reference Manual, (DS33023).

Note:

Counter mode has specific external clock

requirements. Additional information on

these requirements is available in the PIC®

Mid-Range

Reference

Manual,

(DS33023).

T0CKI

T0SE

CLKOUT

TMR0

Watchdog

Timer

WDT

Time-out

PS0 - PS2

WDTE

Data Bus

Set Flag bit T0IF

on Overflow

T0CS

Note 1: T0SE, T0CS, PSA, PS0-PS2 are bits in the OPTION register.

SYNC 2

Cycles

8-bit

Prescaler

(= FOSC/4)

PSA

PIC12F675T-E/P 数据表(PDF) 29 Page - Microchip Technology

PIC12F675T-E/P 数据表(HTML) 29 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载