PIC12F675T-ESLASHP datasheet(47/136 Pages) MICROCHIP

47 / 136 page

 2010 Microchip Technology Inc.

DS41190G-page 47

PIC12F629/675

7.2

A/D Acquisition Requirements

For the A/D converter to meet its specified accuracy,

the charge holding capacitor (CHOLD) must be allowed

to fully charge to the input channel voltage level. The

analog input model is shown in Figure 7-3. The source

impedance (RS) and the internal sampling switch (RSS)

impedance directly affect the time required to charge

the capacitor CHOLD. The sampling switch (RSS)

impedance varies over the device voltage (VDD), see

Figure 7-3. The maximum recommended imped-

ance for analog sources is 10 k

. As the impedance

is decreased, the acquisition time may be decreased.

After the analog input channel is selected (changed),

this acquisition must be done before the conversion

can be started.

calculate

the

minimum

acquisition

time,

Equation 7-1 may be used. This equation assumes

that 1/2 LSb error is used (1024 steps for the A/D).

The 1/2 LSb error is the maximum error allowed for

the A/D to meet its specified resolution.

To calculate the minimum acquisition time, TACQ, see

the PIC® Mid-Range Reference Manual (DS33023).

EQUATION 7-1:

ACQUISITION TIME

FIGURE 7-3:

ANALOG INPUT MODEL

TACQ

Amplifier Settling Time +

Hold Capacitor Charging Time +

Temperature Coefficient

TAMP + TC + TCOFF

s + TC + [(Temperature -25°C)(0.05s/°C)]

CHOLD (RIC + RSS + RS) In(1/2047)

- 120pF (1k

 + 7k + 10k) In(0.0004885)

16.47

s

s + 16.47s + [(50°C -25C)(0.05s/C)

19.72

s

Note 1: The reference voltage (VREF) has no effect on the equation, since it cancels itself out.

2: The charge holding capacitor (CHOLD) is not discharged after each conversion.

3: The maximum recommended impedance for analog sources is 10 k

. This is required to meet the pin

leakage specification.

CPIN

RS ANx

5 pF

VDD

VT = 0.6V

I LEAKAGE

RIC

 1K

Sampling

Switch

SS RSS

CHOLD

= DAC capacitance

VSS

Sampling Switch

567 8 9 10 11

)

VDD

= 120 pF

± 500 nA

Legend: CPIN

I LEAKAGE

RIC

CHOLD

= input capacitance

= threshold voltage

= leakage current at the pin due to

= interconnect resistance

= sampling switch

= sample/hold capacitance (from DAC)

various junctions

PIC12F675T-E/P 数据表(PDF) 47 Page - Microchip Technology

PIC12F675T-E/P 数据表(HTML) 47 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载