PIC12F675T-ESLASHP datasheet(54/136 Pages) MICROCHIP

54 / 136 page

PIC12F629/675

DS41190G-page 54

 2010 Microchip Technology Inc.

9.1

Configuration Bits

The Configuration bits can be programmed (read as

‘0’), or left unprogrammed (read as ‘1’) to select various

device configurations, as shown in Register 9.2. These

bits are mapped in program memory location 2007h.

CONFIG: CONFIGURATION WORD (ADDRESS: 2007h)

Note:

Address 2007h is beyond the user program

memory space. It belongs to the special con-

figuration memory space (2000h-3FFFh),

which can be accessed only during program-

ming. See PIC12F629/675 Programming

Specification for more information.

R/P-1

U-0

R/P-1

BG1

BG0

—

—CPD

BODEN

MCLRE

PWRTE

WDTE

F0SC2

F0SC1

F0SC0

bit 13

bit 0

Legend:

P = Programmed using ICSP™

R = Readable bit

Writable bit

U = Unimplemented bit, read as ‘0’

-n = Value at POR

1 = bit is set

0 = bit is cleared

x = bit is unknown

bit 13-12

BG1:BG0: Bandgap Calibration bits for BOD and POR voltage(1)

00 = Lowest bandgap voltage

11 = Highest bandgap voltage

bit 11-9

Unimplemented: Read as ‘0’

bit 8

CPD: Data Code Protection bit(2)

1 = Data memory code protection is disabled

0 = Data memory code protection is enabled

bit 7

CP: Code Protection bit(3)

1 = Program Memory code protection is disabled

0 = Program Memory code protection is enabled

bit 6

BODEN: Brown-out Detect Enable bit(4)

1 = BOD enabled

0 = BOD disabled

bit 5

MCLRE: GP3/MCLR Pin Function Select bit(5)

1 = GP3/MCLR pin function is MCLR

0 = GP3/MCLR pin function is digital I/O, MCLR internally tied to VDD

bit 4

PWRTE: Power-up Timer Enable bit

1 = PWRT disabled

0 = PWRT enabled

bit 3

WDTE: Watchdog Timer Enable bit

1 = WDT enabled

0 = WDT disabled

bit 2-0

FOSC2:FOSC0: Oscillator Selection bits

111 = RC oscillator: CLKOUT function on GP4/OSC2/CLKOUT pin, RC on GP5/OSC1/CLKIN

110 = RC oscillator: I/O function on GP4/OSC2/CLKOUT pin, RC on GP5/OSC1/CLKIN

101 = INTOSC oscillator: CLKOUT function on GP4/OSC2/CLKOUT pin, I/O function on GP5/OSC1/CLKIN

100 = INTOSC oscillator: I/O function on GP4/OSC2/CLKOUT pin, I/O function on GP5/OSC1/CLKIN

011 = EC: I/O function on GP4/OSC2/CLKOUT pin, CLKIN on GP5/OSC1/CLKIN

010 = HS oscillator: High speed crystal/resonator on GP4/OSC2/CLKOUT and GP5/OSC1/CLKIN

001 = XT oscillator: Crystal/resonator on GP4/OSC2/CLKOUT and GP5/OSC1/CLKIN

000 = LP oscillator: Low-power crystal on GP4/OSC2/CLKOUT and GP5/OSC1/CLKIN

Note 1:

The Bandgap Calibration bits are factory programmed and must be read and saved prior to erasing the device as spec-

ified in the PIC12F629/675 Programming Specification. These bits are reflected in an export of the Configuration Word.

Microchip Development Tools maintain all Calibration bits to factory settings.

The entire data EEPROM will be erased when the code protection is turned off.

The entire program memory will be erased, including OSCCAL value, when the code protection is turned off.

Enabling Brown-out Detect does not automatically enable Power-up Timer.

When MCLR is asserted in INTOSC or RC mode, the internal clock oscillator is disabled.

PIC12F675T-E/P 数据表(PDF) 54 Page - Microchip Technology

PIC12F675T-E/P 数据表(HTML) 54 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载