430 datasheet(15/71 Pages) INTEL

15 / 71 page

Datasheet

Low Power Features

2.1.2.5

Deep Sleep State

Deep Sleep state is a very low power state the processor can enter while maintaining

context. Deep Sleep state is entered by asserting the DPSLP# pin while in the Sleep

state. BCLK may be stopped during the Deep Sleep state for additional platform level

power savings. BCLK stop/restart timings on appropriate chipset based platforms with

the CK410M clock chip are as follows:

• Deep Sleep entry: the system clock chip may stop/tristate BCLK within 2 BCLKs of

DPSLP# assertion. It is permissible to leave BCLK running during Deep Sleep.

• Deep Sleep exit: the system clock chip must drive BCLK to differential DC levels

within 2-3 ns of DPSLP# deassertion and start toggling BCLK within 10 BCLK

periods.

To re-enter the Sleep state, the DPSLP# pin must be deasserted. BCLK can be re-

started after DPSLP# deassertion as described above. A period of 15 microseconds (to

allow for PLL stabilization) must occur before the processor can be considered to be in

the Sleep state. Once in the Sleep state, the SLP# pin must be deasserted to re-enter

the Stop-Grant state.

While in Deep Sleep state, the processor is incapable of responding to snoop

transactions or latching interrupt signals. No transitions of signals are allowed on the

FSB while the processor is in Deep Sleep state. When the processor is in Deep Sleep

state, it will not respond to interrupts or snoop transactions. Any transition on an input

signal before the processor has returned to Stop-Grant state will result in unpredictable

behavior.

2.2

FSB Low Power Enhancements

The Celeron M processor incorporates FSB low power enhancements:

• Dynamic FSB Power Down

• BPRI# control for address and control input buffers

• Dynamic Bus Parking

• Dynamic On Die Termination disabling

•Low VCCP (I/O termination voltage)

The Celeron M processor incorporates the DPWR# signal that controls the data bus

input buffers on the processor. The DPWR# signal disables the buffers when not used

and activates them only when data bus activity occurs, resulting in significant power

savings with no performance impact. BPRI# control also allows the processor address

and control input buffers to be turned off when the BPRI# signal is inactive. Dynamic

Bus Parking allows a reciprocal power reduction in chipset address and control input

buffers when the processor deasserts its BR0# pin. The On Die Termination on the

processor FSB buffers is disabled when the signals are driven low, resulting in

additional power savings. The low I/O termination voltage is on a dedicated voltage

plane independent of the core voltage, enabling low I/O switching power at all times.

430 数据表(PDF) 15 Page - Intel Corporation

430 数据表(HTML) 15 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71

数据表下载