430 datasheet(29/71 Pages) INTEL

29 / 71 page

Datasheet

Electrical Specifications

NOTES:

Unless otherwise noted, all specifications in this table apply to all processor frequencies.

Crossing Voltage is defined as absolute voltage where rising edge of BCLK0 is equal to the falling edge of

BCLK1.

Threshold Region is defined as a region entered about the crossing voltage in which the differential receiver

switches. It includes input threshold hysteresis.

For Vin between 0 V and VIH.

Cpad includes die capacitance only. No package parasitics are included.

ΔV

CROSS is defined as the total variation of all crossing voltages as defined in note 2.

NOTES:

Unless otherwise noted, all specifications in this table apply to all processor frequencies.

VIL is defined as the maximum voltage level at a receiving agent that will be interpreted as a logical low

value.

VIH is defined as the minimum voltage level at a receiving agent that will be interpreted as a logical high

value.

VIH and VOH may experience excursions above VCCP. However, input signal drivers must comply with the

signal quality specifications.

This is the pull down driver resistance. Refer to processor I/O Buffer Models for I/V characteristics.

Measured at 0.31*VCCP. RON (min) = 0.38*RTT, RON (typ) = 0.45*RTT, RON (max) = 0.52*R

GTLREF should be generated from VCCP with a 1% tolerance resistor divider. Tolerance of resistor divider

decides the tolerance of GTLREF. The VCCP referred to in these specifications is the instantaneous VCCP.

RTT is the on-die termination resistance measured at VOL of the AGTL+ output driver. Measured at

0.31*VCCP. RTT is connected to VCCP on die. Refer to processor I/O buffer models for I/V characteristics.

Specified with on die RTT and RON are turned off.

Cpad includes die capacitance only. No package parasitics are included.

10.

This spec applies to all AGTL+ signals except for PREQ#. RTT for PREQ# is between 1.5 kΩ to 6.0 kΩ.

Table 8.

FSB Differential BCLK Specifications

Symbol

Parameter

Min

Typ

Max

Unit

Notes1

VIL

Input Low Voltage

VIH

Input High Voltage

0.660

0.710

0.85

CROSS

Crossing Voltage

0.25

0.35

0.55

ΔV

CROSS

Range of Crossing Points

0.14

VTH

Threshold Region

VCROSS -0.100

VCROSS+0.100

ILI

Input Leakage Current

±100

µA

Cpad

Pad Capacitance

0.95

1.2

1.45

Table 9.

AGTL+ Signal Group DC Specifications

Symbol

Parameter

Min

Typ

Max

Unit

Notes1

VCCP

I/O Voltage

0.997

1.05

1.102

GTLREF

Reference Voltage

2/3 VCCP

VIH

Input High Voltage

GTLREF+0.1

VCCP+0.1

3,6

VIL

Input Low Voltage

-0.1

GTLREF-0.1

2,4

VOH

Output High Voltage

VCCP

RTT

Termination Resistance

7,10

RON

Buffer on Resistance

22.3

25.5

28.7

ILI

Input Leakage Current

±100

µA

Cpad1

Pad Capacitance

1.8

2.3

2.75

430 数据表(PDF) 29 Page - Intel Corporation

430 数据表(HTML) 29 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71

数据表下载