| 数据搜索系统,热门电子元器件搜索 |
|
430 数据表(PDF) 22 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
430 数据表(HTML) 22 Page - Intel Corporation |
|
22 / 71 page ![]() Electrical Specifications 22 Datasheet 3.5 Catastrophic Thermal Protection The Celeron M processor supports the THERMTRIP# signal for catastrophic thermal protection. An external thermal sensor should also be used to protect the processor and the system against excessive temperatures. Even with the activation of THERMTRIP#, which halts all processor internal clocks and activity, leakage current can be high enough such that the processor cannot be protected in all conditions without the removal of power to the processor. If the external thermal sensor detects a catastrophic processor temperature of 125°C (maximum), or if the THERMTRIP# signal is asserted, the VCC supply to the processor must be turned off within 500 ms to prevent permanent silicon damage due to thermal runaway of the processor. 3.6 Signal Terminations and Unused Pins All RSVD (RESERVED) pins must remain unconnected. Connection of these pins to VCC, VSS, or to any other signal (including each other) can result in component malfunction or incompatibility with future Celeron M processors. See Section 4.4 for a pin listing of the processor and the location of all RSVD pins. For reliable operation, always connect unused inputs or bidirectional signals to an appropriate signal level. Unused active low AGTL+ inputs may be left as no connects if AGTL+ termination is provided on the processor silicon. Unused active high inputs should be connected through a resistor to ground (VSS). Unused outputs can be left unconnected. Please contact your Intel representative for details on signal terminations and TAP signal termination requirements. The TEST1 and TEST2 pins must have a stuffing option connection to VSS separately via 1-kΩ, pull-down resistors. The TEST2 pin must have a 51-Ω ±5%, pull-down resistor to VSS. 11 10 00 1 0.0875 11 10 01 0 0.0750 11 10 01 1 0.0625 11 10 10 0 0.0500 11 10 10 1 0.0375 11 10 11 0 0.0250 11 10 11 1 0.0125 11 11 00 0 0.0000 NOTE: A “1” in this table refers to a high-voltage level and a “0” refers to low-voltage level. Contact your Intel representative for further information on BIOS VID programming. Table 2. Voltage Identification Definition (Sheet 4 of 4) VID6 VID5 VID4 VID3 VID2 VID1 VID0 VCC(V) |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |