数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

430 数据表(PDF) 22 Page - Intel Corporation

部件名 430
功能描述  Celeron M Processor on 65 nm Process
PDF  71 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  INTEL [Intel Corporation]
网页  http://www.intel.com
标志 INTEL - Intel Corporation

430 数据表(HTML) 22 Page - Intel Corporation

Back Button 430 Datasheet HTML 18Page - Intel Corporation 430 Datasheet HTML 19Page - Intel Corporation 430 Datasheet HTML 20Page - Intel Corporation 430 Datasheet HTML 21Page - Intel Corporation 430 Datasheet HTML 22Page - Intel Corporation 430 Datasheet HTML 23Page - Intel Corporation 430 Datasheet HTML 24Page - Intel Corporation 430 Datasheet HTML 25Page - Intel Corporation 430 Datasheet HTML 26Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 71 page
background image
Electrical Specifications
22
Datasheet
3.5
Catastrophic Thermal Protection
The Celeron M processor supports the THERMTRIP# signal for catastrophic thermal
protection. An external thermal sensor should also be used to protect the processor
and the system against excessive temperatures. Even with the activation of
THERMTRIP#, which halts all processor internal clocks and activity, leakage current can
be high enough such that the processor cannot be protected in all conditions without
the removal of power to the processor. If the external thermal sensor detects a
catastrophic processor temperature of 125°C (maximum), or if the THERMTRIP# signal
is asserted, the VCC supply to the processor must be turned off within 500 ms to
prevent permanent silicon damage due to thermal runaway of the processor.
3.6
Signal Terminations and Unused Pins
All RSVD (RESERVED) pins must remain unconnected. Connection of these pins to VCC,
VSS, or to any other signal (including each other) can result in component malfunction
or incompatibility with future Celeron M processors. See Section 4.4 for a pin listing of
the processor and the location of all RSVD pins.
For reliable operation, always connect unused inputs or bidirectional signals to an
appropriate signal level. Unused active low AGTL+ inputs may be left as no connects if
AGTL+ termination is provided on the processor silicon. Unused active high inputs
should be connected through a resistor to ground (VSS). Unused outputs can be left
unconnected.
Please contact your Intel representative for details on signal terminations and TAP
signal termination requirements.
The TEST1 and TEST2 pins must have a stuffing option connection to VSS separately via
1-kΩ, pull-down resistors. The TEST2 pin must have a 51-Ω ±5%, pull-down resistor to
VSS.
11
10
00
1
0.0875
11
10
01
0
0.0750
11
10
01
1
0.0625
11
10
10
0
0.0500
11
10
10
1
0.0375
11
10
11
0
0.0250
11
10
11
1
0.0125
11
11
00
0
0.0000
NOTE: A “1” in this table refers to a high-voltage level and a “0” refers to low-voltage level. Contact your Intel
representative for further information on BIOS VID programming.
Table 2.
Voltage Identification Definition (Sheet 4 of 4)
VID6
VID5
VID4
VID3
VID2
VID1
VID0
VCC(V)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com