数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

WM8904ECS/R 数据表(PDF) 144 Page - Wolfson Microelectronics plc

部件名 WM8904ECS/R
功能描述  Ultra Low Power CODEC for Portable Audio Applications
PDF  188 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  WOLFSON [Wolfson Microelectronics plc]
网页  http://www.wolfsonmicro.com
标志 WOLFSON - Wolfson Microelectronics plc

WM8904ECS/R 数据表(HTML) 144 Page - Wolfson Microelectronics plc

Back Button WM8904ECS/R Datasheet HTML 140Page - Wolfson Microelectronics plc WM8904ECS/R Datasheet HTML 141Page - Wolfson Microelectronics plc WM8904ECS/R Datasheet HTML 142Page - Wolfson Microelectronics plc WM8904ECS/R Datasheet HTML 143Page - Wolfson Microelectronics plc WM8904ECS/R Datasheet HTML 144Page - Wolfson Microelectronics plc WM8904ECS/R Datasheet HTML 145Page - Wolfson Microelectronics plc WM8904ECS/R Datasheet HTML 146Page - Wolfson Microelectronics plc WM8904ECS/R Datasheet HTML 147Page - Wolfson Microelectronics plc WM8904ECS/R Datasheet HTML 148Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 144 / 188 page
background image
WM8904
Pre-Production
w
PP, Rev 3.3, September 2012
144
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
REFER TO
R10 (0Ah)
Analogue
ADC 0
0
ADC_OSR128
1
ADC Oversampling Ratio
0 = Low Power (64 x fs)
1 = High Performance (128 x fs)
ADC Oversampling
Ratio (OSR)
Register 0Ah Analogue ADC 0
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
REFER TO
R12 (0Ch)
Power
Management
0
1
INL_ENA
0
Left Input PGA Enable
0 = disabled
1 = enabled
Input PGA Enable
0
INR_ENA
0
Right Input PGA Enable
0 = disabled
1 = enabled
Input PGA Enable
Register 0Ch Power Management 0
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
REFER TO
R14 (0Eh)
Power
Management
2
1
HPL_PGA_EN
A
0
Left Headphone Output Enable
0 = disabled
1 = enabled
Output Signal
Paths Enable
0
HPR_PGA_EN
A
0
Right Headphone Output Enable
0 = disabled
1 = enabled
Output Signal
Paths Enable
Register 0Eh Power Management 2
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
REFER TO
R15 (0Fh)
Power
Management
3
1
LINEOUTL_PG
A_ENA
0
Left Line Output Enable
0 = disabled
1 = enabled
Output Signal
Paths Enable
0
LINEOUTR_PG
A_ENA
0
Right Line Output Enable
0 = disabled
1 = enabled
Output Signal
Paths Enable
Register 0Fh Power Management 3
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
REFER TO
R18 (12h)
Power
Management
6
3
DACL_ENA
0
Left DAC Enable
0 = DAC disabled
1 = DAC enabled
Digital-to-
Analogue
Converter (DAC)
2
DACR_ENA
0
Right DAC Enable
0 = DAC disabled
1 = DAC enabled
Digital-to-
Analogue
Converter (DAC)
1
ADCL_ENA
0
Left ADC Enable
0 = disabled
1 = enabled
Digital-to-
Analogue
Converter (DAC)
0
ADCR_ENA
0
Right ADC Enable
0 = disabled
1 = enabled
Digital-to-
Analogue
Converter (DAC)
Register 12h Power Management 6



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com