数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

WM8904ECS/R 数据表(PDF) 145 Page - Wolfson Microelectronics plc

部件名 WM8904ECS/R
功能描述  Ultra Low Power CODEC for Portable Audio Applications
PDF  188 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  WOLFSON [Wolfson Microelectronics plc]
网页  http://www.wolfsonmicro.com
标志 WOLFSON - Wolfson Microelectronics plc

WM8904ECS/R 数据表(HTML) 145 Page - Wolfson Microelectronics plc

Back Button WM8904ECS/R Datasheet HTML 141Page - Wolfson Microelectronics plc WM8904ECS/R Datasheet HTML 142Page - Wolfson Microelectronics plc WM8904ECS/R Datasheet HTML 143Page - Wolfson Microelectronics plc WM8904ECS/R Datasheet HTML 144Page - Wolfson Microelectronics plc WM8904ECS/R Datasheet HTML 145Page - Wolfson Microelectronics plc WM8904ECS/R Datasheet HTML 146Page - Wolfson Microelectronics plc WM8904ECS/R Datasheet HTML 147Page - Wolfson Microelectronics plc WM8904ECS/R Datasheet HTML 148Page - Wolfson Microelectronics plc WM8904ECS/R Datasheet HTML 149Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 145 / 188 page
background image
Pre-Production
WM8904
w
PP, Rev 3.3, September 2012
145
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
REFER TO
R20 (14h)
Clock Rates
0
14
TOCLK_RATE
_DIV16
0
TOCLK Rate Divider (/16)
0 = f / 1
1 = f / 16
Clocking and
Sample Rates
13
TOCLK_RATE
_X4
0
TOCLK Rate Multiplier
0 = f x 1
1 = f x 4
Clocking and
Sample Rates
0
MCLK_DIV
0
Enables divide by 2 on MCLK
0 = SYSCLK = MCLK
1 = SYSCLK = MCLK / 2
Clocking and
Sample Rates
Register 14h Clock Rates 0
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
REFER TO
R21 (15h)
Clock Rates
1
13:10
CLK_SYS_RAT
E [3:0]
0011
Selects the SYSCLK / fs ratio
0000 = 64
0001 = 128
0010 = 192
0011 = 256
0100 = 384
0101 = 512
0110 = 768
0111 = 1024
1000 = 1408
1001 = 1536
Clocking and
Sample Rates
2:0
SAMPLE_RAT
E [2:0]
101
Selects the Sample Rate (fs)
000 = 8kHz
001 = 11.025kHz, 12kHz
010 = 16kHz
011 = 22.05kHz, 24kHz
100 = 32kHz
101 = 44.1kHz, 48kHz
110 to 111 = Reserved
Clocking and
Sample Rates
Register 15h Clock Rates 1
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
REFER TO
R22 (16h)
Clock Rates
2
15
MCLK_INV
0
MCLK Invert
0 = MCLK not inverted
1 = MCLK inverted
Clocking and
Sample Rates
14
SYSCLK_SRC
0
SYSCLK Source Select
0 = MCLK
1 = FLL output
Clocking and
Sample Rates
12
TOCLK_RATE
0
TOCLK Rate Divider (/2)
0 = f / 2
1 = f / 1
Clocking and
Sample Rates
3
OPCLK_ENA
0
GPIO Clock Output Enable
0 = disabled
1 = enabled
Clocking and
Sample Rates
2
CLK_SYS_EN
A
0
System Clock enable
0 = Disabled
1 = Enabled
Clocking and
Sample Rates



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com