| 数据搜索系统,热门电子元器件搜索 |
|
WM8904ECS/R 数据表(PDF) 146 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8904ECS/R 数据表(HTML) 146 Page - Wolfson Microelectronics plc |
|
146 / 188 page ![]() WM8904 Pre-Production w PP, Rev 3.3, September 2012 146 REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION REFER TO 1 CLK_DSP_EN A 0 DSP Clock enable 0 = Disabled 1 = Enabled Clocking and Sample Rates 0 TOCLK_ENA 0 Zero Cross timeout enable 0 = Disabled 1 = Enabled Clocking and Sample Rates Register 16h Clock Rates 2 REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION REFER TO R24 (18h) Audio Interface 0 12 DACL_DATINV 0 Left DAC Invert 0 = Left DAC output not inverted 1 = Left DAC output inverted Digital Mixing 11 DACR_DATINV 0 Right DAC Invert 0 = Right DAC output not inverted 1 = Right DAC output inverted Digital Mixing 10:9 DAC_BOOST [1:0] 00 DAC Digital Input Volume Boost 00 = 0dB 01 = +6dB (Input data must not exceed -6dBFS) 10 = +12dB (Input data must not exceed -12dBFS) 11 = +18dB (Input data must not exceed -18dBFS) Digital Mixing 8 LOOPBACK 0 Digital Loopback Function 0 = No loopback 1 = Loopback enabled (ADC data output is directly input to DAC data input) Digital Audio Interface Control 7 AIFADCL_SRC 0 Left Digital Audio channel source 0 = Left ADC data is output on left channel 1 = Right ADC data is output on left channel Digital Audio Interface Control 6 AIFADCR_SRC 1 Right Digital Audio channel source 0 = Left ADC data is output on right channel 1 = Right ADC data is output on right channel Digital Audio Interface Control 5 AIFDACL_SRC 0 Left DAC Data Source Select 0 = Left DAC outputs left channel data 1 = Left DAC outputs right channel data Digital Audio Interface Control 4 AIFDACR_SRC 1 Right DAC Data Source Select 0 = Right DAC outputs left channel data 1 = Right DAC outputs right channel data Digital Audio Interface Control 3 ADC_COMP 0 ADC Companding Enable 0 = disabled 1 = enabled Digital Audio Interface Control 2 ADC_COMPMO DE 0 ADC Companding Type 0 = µ-law 1 = A-law Digital Audio Interface Control 1 DAC_COMP 0 DAC Companding Enable 0 = disabled 1 = enabled Digital Audio Interface Control 0 DAC_COMPMO DE 0 DAC Companding Type 0 = µ-law 1 = A-law Digital Audio Interface Control Register 18h Audio Interface 0 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |