ADP1046AACPZ-R7 datasheet(72/88 Pages) AD

72 / 88 page

ADP1046A

Data Sheet

Rev. 0 | Page 72 of 88

Table 90. Register 0x5A—OUTAUX Rising Edge Setting (OUTAUX Pin)

Bits

Bit Name

R/W

Description

[7:4]

R/W

These bits contain the four LSBs of the 12-bit t

13 time. This value is always used with the eight

bits of Register 0x59, which contains the eight MSBs of the t

13 time. Each LSB corresponds to 5 ns

resolution. The entire switching period is divided into 40 ns time steps. If the t

Rx and tFx of a PWM

edge occur within the same 40 ns time step, the PWM output is 0 V. If the t

Rx and tFx occur in

different 40 ns time steps, the PWM output is set to the programmed value. The absolute

maximum pulse width is t

PERIOD − 5 ns. Depending on the switching frequency and the OUTAUX

frequency, there is a constant lag/lead time between this edge and the other edges (t

1 to t12);

therefore, OUTAUX is not synchronized to the other PWM outputs but can be made synchronous

by adjusting the delay accordingly. If either the OUTAUX switching frequency (Register 0x3F) or

the PWM switching frequency (Register 0x40) is changed after edge adjustment, the synchroniza-

tion between OUTAUX and the PWM edges is no longer maintained. The OUTAUX delay must be

adjusted again to synchronize the edges to the PWM edges for the new set of switching frequencies.

Modulate enable

R/W

1 = PWM modulation acts on the t

13 edge.

0 = no PWM modulation of the t

13 edge.

13 sign

R/W

1 = negative sign. Increase of PWM modulation moves t

13 right.

0 = positive sign. Increase of PWM modulation moves t

13 left.

[1:0]

Reserved

R/W

Reserved.

Table 91. Register 0x5B—OUTAUX Falling Edge Timing (OUTAUX Pin)

Bits

Bit Name

R/W

Description

[7:0]

R/W

This register contains the eight MSBs of the 12-bit t

14 time. This value is always used with the top

four bits of Register 0x5C, which contains the four LSBs of the t

14 time. Each LSB corresponds to

5 ns resolution. The entire switching period is divided into 40 ns time steps. If the t

Rx and tFx of a

PWM edge occur within the same 40 ns time step, the PWM output is 0 V. If the t

Rx and tFx occur

in different 40 ns time steps, the PWM output is set to the programmed value. The absolute

maximum pulse width is t

PERIOD − 5 ns. Depending on the switching frequency and the OUTAUX

frequency, there is a constant lag/lead time between this edge and the other edges (t

1 to t12);

therefore, OUTAUX is not synchronized to the other PWM outputs but can be made synchronous

by adjusting the delay accordingly. If either the OUTAUX switching frequency (Register 0x3F) or

the PWM switching frequency (Register 0x40) is changed after edge adjustment, the synchroniza-

tion between OUTAUX and the PWM edges is no longer maintained. The OUTAUX delay must be

adjusted again to synchronize the edges to the PWM edges for the new set of switching frequencies.

Table 92. Register 0x5C—OUTAUX Falling Edge Setting (OUTAUX Pin)

Bits

Bit Name

R/W

Description

[7:4]

R/W

These bits contain the four LSBs of the 12-bit t

14 time. This value is always used with the eight

bits of Register 0x5B, which contains the eight MSBs of the t

14 time. Each LSB corresponds to 5 ns

resolution. The entire switching period is divided into 40 ns time steps. If the t

Rx and tFx of a PWM

edge occur within the same 40 ns time step, the PWM output is 0 V. If the t

Rx and tFx occur in

different 40 ns time steps, the PWM output is set to the programmed value. The absolute

maximum pulse width is t

PERIOD − 5 ns. Depending on the switching frequency and the OUTAUX

frequency, there is a constant lag/lead time between this edge and the other edges (t

1 to t12);

therefore, OUTAUX is not synchronized to the other PWM outputs but can be made synchronous

by adjusting the delay accordingly. If either the OUTAUX switching frequency (Register 0x3F) or

the PWM switching frequency (Register 0x40) is changed after edge adjustment, the synchroniza-

tion between OUTAUX and the PWM edges is no longer maintained. The OUTAUX delay must be

adjusted again to synchronize the edges to the PWM edges for the new set of switching frequencies.

Modulate enable

R/W

1 = PWM modulation acts on the t

14 edge.

0 = no PWM modulation of the t

14 edge.

14 sign

R/W

1 = negative sign. Increase of PWM modulation moves t

14 right.

0 = positive sign. Increase of PWM modulation moves t

14 left.

Regulate with

OUTAUX

R/W

1 = control loop PWM modulation is regulated by OUTAUX. When this bit is set, the CS1 blanking

signal is synchronized with OUTAUX.

0 = control loop PWM modulation is regulated by OUTA, OUTB, OUTC, OUTD, SR1, and SR2

(normal mode).

Note that a write to this bit immediately switches the regulation point and frequency settings;

however, the correct modulation limit and filter settings do not take effect until a subsequent

frequency GO is executed using Register 0x7F[2]. For this reason, it is not recommended that the

regulation point be changed on the fly using Register 0x5C[1].

Reserved

R/W

Reserved. Set this bit to 0 for normal operation.

ADP1046AACPZ-R7 数据表(PDF) 72 Page - Analog Devices

ADP1046AACPZ-R7 数据表(HTML) 72 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

数据表下载

链接网址

ADP1046AACPZ-R7 数据表(PDF) 72 Page - Analog Devices

ADP1046AACPZ-R7 数据表(HTML) 72 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

数据表 下载

链接网址

数据表下载