数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

ADP1046AACPZ-R7 数据表(PDF) 73 Page - Analog Devices

部件名 ADP1046AACPZ-R7
功能描述  Digital Controller for Isolated Power Supply Applications
PDF  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADP1046AACPZ-R7 数据表(HTML) 73 Page - Analog Devices

Back Button ADP1046AACPZ-R7 Datasheet HTML 69Page - Analog Devices ADP1046AACPZ-R7 Datasheet HTML 70Page - Analog Devices ADP1046AACPZ-R7 Datasheet HTML 71Page - Analog Devices ADP1046AACPZ-R7 Datasheet HTML 72Page - Analog Devices ADP1046AACPZ-R7 Datasheet HTML 73Page - Analog Devices ADP1046AACPZ-R7 Datasheet HTML 74Page - Analog Devices ADP1046AACPZ-R7 Datasheet HTML 75Page - Analog Devices ADP1046AACPZ-R7 Datasheet HTML 76Page - Analog Devices ADP1046AACPZ-R7 Datasheet HTML 77Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 73 / 88 page
background image
Data Sheet
ADP1046A
Rev. 0 | Page 73 of 88
Table 93. Register 0x5D—OUTx and SRx Pin Disable Settings
Bits
Bit Name
R/W
Description
7
OUTAUX disable
R/W
Setting this bit disables the OUTAUX output.
6
SR2 disable
R/W
Setting this bit disables the SR2 output.
5
SR1 disable
R/W
Setting this bit disables the SR1 output.
4
OUTD disable
R/W
Setting this bit disables the OUTD output.
3
OUTC disable
R/W
Setting this bit disables the OUTC output.
2
OUTB disable
R/W
Setting this bit disables the OUTB output.
1
OUTA disable
R/W
Setting this bit disables the OUTA output.
0
GATE disable
R/W
Setting this bit disables the GATE output but does not affect the VSx feedback point.
Table 94. Register 0x5E—ACSNS Gain Trim
Bits
Bit Name
R/W
Description
7
Gain polarity
R/W
1 = negative gain is introduced.
0 = positive gain is introduced.
[6:0]
ACSNS gain trim
R/W
These bits set the gain trim for the ACSNS ADC.
DIGITAL FILTER PROGRAMMING REGISTERS
Register 0x5F to Register 0x67 can be used to program the digital filters. It is recommended that the software GUI be used to program the
digital filters.
POLE LOCATION RANGE
ZERO
POLE
100Hz
500Hz
1kHz
5kHz
10kHz
Figure 58. Digital Filter Programmability
Table 95. Register 0x5F—Soft Start and Output Voltage Slew Rate Settings
Bits
Bit Name
R/W
Description
[7:5]
Soft start ramp
R/W
These bits determine the duration of the soft start ramp.
Bit 7
Bit 6
Bit 5
Ramp Duration
0
0
0
5 ms
0
0
1
10 ms
0
1
0
15 ms
0
1
1
20 ms
1
0
0
40 ms
1
0
1
50 ms
1
1
0
80 ms
1
1
1
100 ms
4
Soft start from
precharge
R/W
Setting this bit to 1 enables the soft start from precharge function. When this function is enabled,
the soft start ramp starts from the value of the voltage detected on VS1 or VS3± (depending on
the OrFET status).
3
Reserved
R/W
Reserved.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com