数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADP1046AACPZ-R7 数据表(PDF) 25 Page - Analog Devices

部件名 ADP1046AACPZ-R7
功能描述  Digital Controller for Isolated Power Supply Applications
PDF  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADP1046AACPZ-R7 数据表(HTML) 25 Page - Analog Devices

Back Button ADP1046AACPZ-R7 Datasheet HTML 21Page - Analog Devices ADP1046AACPZ-R7 Datasheet HTML 22Page - Analog Devices ADP1046AACPZ-R7 Datasheet HTML 23Page - Analog Devices ADP1046AACPZ-R7 Datasheet HTML 24Page - Analog Devices ADP1046AACPZ-R7 Datasheet HTML 25Page - Analog Devices ADP1046AACPZ-R7 Datasheet HTML 26Page - Analog Devices ADP1046AACPZ-R7 Datasheet HTML 27Page - Analog Devices ADP1046AACPZ-R7 Datasheet HTML 28Page - Analog Devices ADP1046AACPZ-R7 Datasheet HTML 29Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 88 page
background image
Data Sheet
ADP1046A
Rev. 0 | Page 25 of 88
CURRENT SHARING
The ADP1046A supports both analog current sharing and
digital current sharing. The ADP1046A uses the CS2 current
information for current sharing (this setting is programmed
in Register 0x29[3]).
Analog Current Sharing
Analog current sharing uses the internal current sensing
circuitry to provide a current reading to an external current
error amplifier. Therefore, an additional differential current
amplifier is not necessary.
The current reading from CS2 can be output to the SHAREo
pin in the form of a digital bit stream, which is the output of the
current sense ADC (see Figure 33). The bit stream from the Σ-Δ
ADC is proportional to the current delivered by this unit to the
load. By filtering this digital bit stream using an external RC filter,
the current information is turned into an analog voltage that is
proportional to the current delivered by this unit to the load. This
voltage can be compared to the share bus voltage. If the unit is not
supplying enough current, an error signal can be applied to the
VS3± feedback point. This signal causes the unit to increase its
output voltage and, in turn, its current contribution to the load.
Digital Share Bus
The digital share bus scheme is similar in principle to the tradi-
tional analog share bus scheme. The difference is that instead of
using a voltage on the share bus to represent current, a digital
word is used.
The ADP1046A outputs a digital word onto the share bus. The
digital word is a function of the current that the power supply is
providing (the higher the current, the larger the digital word).
The power supply with the highest current controls the bus
(master). A power supply that is putting out less current (slave)
sees that another supply is providing more power to the load
than it is.
During the next cycle, the slave increases its current output contri-
bution by increasing its output voltage. This cycle continues until
the slave outputs the same current as the master, within a pro-
grammable tolerance range. Figure 32 shows the configuration
of the digital share bus.
DIGITAL
WORD
SHARE
BUS
CURRENT SENSE
INFO
SHAREi
SHAREo
POWER SUPPLY A
DIGITAL
WORD
CURRENT SENSE
INFO
SHAREi
SHAREo
POWER SUPPLY B
VDD
Figure 32. Digital Current Share Configuration
The digital share bus is based on a single-wire communication
bus principle; that is, the clock and data signals are contained
together.
When two or more ADP1046A devices are connected, they syn-
chronize their share bus timing. This synchronization is performed
by the start bit at the beginning of a communications frame. If a
new ADP1046A is hot-swapped onto an existing digital share
bus, the device waits to begin sharing until the next frame. The
new ADP1046A monitors the share bus until it sees a stop bit,
which designates the end of a share frame. It then performs
synchronization with the other ADP1046A devices during the
next start bit. The digital share bus frame is shown in Figure 34.
CURRENT
SENSE
ADC
SHARE
BUS
LPF
BIT STREAM
BIT STREAM
SHAREo
VOLTAGE
CURRENT
CS2–
CS2+
Figure 33. Analog Current Share Configuration
8-BIT DATA
PREVIOUS
FRAME
START BIT
0
2 STOP BITS
(IDLE)
START BIT
0
2 STOP BITS
(IDLE)
NEXT FRAME
FRAME
Figure 34. Digital Current Share Frame Timing Diagram



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com