数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADP1046AACPZ-R7 数据表(PDF) 11 Page - Analog Devices

部件名 ADP1046AACPZ-R7
功能描述  Digital Controller for Isolated Power Supply Applications
PDF  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADP1046AACPZ-R7 数据表(HTML) 11 Page - Analog Devices

Back Button ADP1046AACPZ-R7 Datasheet HTML 7Page - Analog Devices ADP1046AACPZ-R7 Datasheet HTML 8Page - Analog Devices ADP1046AACPZ-R7 Datasheet HTML 9Page - Analog Devices ADP1046AACPZ-R7 Datasheet HTML 10Page - Analog Devices ADP1046AACPZ-R7 Datasheet HTML 11Page - Analog Devices ADP1046AACPZ-R7 Datasheet HTML 12Page - Analog Devices ADP1046AACPZ-R7 Datasheet HTML 13Page - Analog Devices ADP1046AACPZ-R7 Datasheet HTML 14Page - Analog Devices ADP1046AACPZ-R7 Datasheet HTML 15Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 88 page
background image
Data Sheet
ADP1046A
Rev. 0 | Page 11 of 88
Pin No.
Mnemonic
Description
14
OUTD
PWM Output for Primary Side Switch. This signal is referenced to AGND. This pin can be disabled when not in use.
15
OUTAUX
Auxiliary PWM Output. This signal is referenced to AGND. This pin can be disabled when not in use.
16
GATE
OrFET Gate Drive Output. This signal is referenced to AGND. If this pin is not used, leave it floating.
17
SCL
I2C Serial Clock Input. This signal is referenced to AGND.
18
SDA
I2C Serial Data Input and Output (Open Drain). This signal is referenced to AGND.
19
PSON
Power Supply On Input. This signal is referenced to AGND. This pin is the hardware PSON control signal. It is
recommended that a 1 nF capacitor be connected from the PSON pin to AGND for noise debouncing and
decoupling.
20
FLAGIN
Flag Input. An external signal can be input at this pin to generate a flag condition.
21
PGOOD2
Power-Good Output (Open Drain). This signal is referenced to AGND. This pin is controlled by the PGOOD2 flag.
This pin is set by a programmable combination of internal flags. If this pin is not used, connect it to AGND.
22
PGOOD1
Power-Good Output (Open Drain). This signal is referenced to AGND. This pin is controlled by the PGOOD1 flag.
This pin is set by a programmable combination of internal flags. If this pin is not used, connect it to AGND.
23
SHAREo
Share Bus Output Voltage Pin. Connect this pin to 3.3 V through a pull-up resistor (typically 2.2 kΩ). When
configured for a digital share bus, this pin is a digital output. This signal is referenced to AGND. If this pin is
not used, connect it to AGND.
24
SHAREi
Share Bus Feedback Pin. Connect this pin to the SHAREo pin. This signal is referenced to AGND. If this pin is not
used, connect it to AGND.
25
DGND
Digital Ground. This pin is the ground reference for the digital circuitry of the ADP1046A. Star connect to AGND.
26
VCORE
Output of the 2.5 V Regulator. Connect a decoupling capacitor of at least 330 nF (1 µF maximum) from this pin
to DGND as close to the IC as possible to minimize PCB trace length. It is recommended that the VCORE pin not
be used as a reference or to generate other logic levels using resistive dividers.
27
VDD
Positive Supply Input. This signal is referenced to AGND. Connect a 4.7 µF decoupling capacitor from this pin to
AGND as close to the IC as possible to minimize PCB trace length.
28
RTD
Thermistor Input. Place a thermistor (100 kΩ, 1%; beta = 4250, 1%) in parallel with a 16.5 kΩ, 1% resistor. This
pin is referenced to AGND. If this pin is not used, connect it to AGND.
29
ADD
Address Select Input. This pin is used to program the I2C address. Connect a resistor from ADD to AGND. This
signal is referenced to AGND.
30
RES
Resistor Input. This pin sets up the internal voltage reference for the ADP1046A. Connect a 10 kΩ, ±0.1% resistor
from RES to AGND. This signal is referenced to AGND.
31
VS3−
Inverting Remote Voltage Sense Input. There should be a low ohmic connection to AGND. The resistor divider
on this input must have a tolerance specification of 0.5% or better to allow for trimming. Connect a 0.1 µF
capacitor from VS3− to AGND.
32
VS3+
Noninverting Remote Voltage Sense Input. This signal is referenced to VS3−, and the nominal input voltage at
this pin is 1 V. The resistor divider on this input must have a tolerance specification of 0.5% or better to allow for
trimming. This pin is the input to the high frequency Δ-Σ ADC.
EP
Exposed Pad. The ADP1046A has an exposed thermal pad on the underside of the package. For increased
reliability of the solder joints and maximum thermal capability, it is recommended that the pad be soldered
to the PCB AGND plane.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com