ADP1046AACPZ-R7 datasheet(84/88 Pages) AD

84 / 88 page

ADP1046A

Data Sheet

Rev. 0 | Page 84 of 88

RESONANT MODE REGISTER DESCRIPTIONS

Table 145. Register 0x40—PWM Switching Frequency Setting in Resonant Mode

Bits

Bit Name

R/W

Description

[7:6]

Reserved

R/W

Reserved.

[5:0]

Switching frequency

R/W

This register sets the switching frequency of the PWM pins and enables resonant mode. To

enable resonant mode, set these bits to 0x3F (111111).

Table 146. Register 0x41—OUTA Rising Edge Dead Time in Resonant Mode

Bits

Bit Name

R/W

Description

[7:0]

Δt

1 (rising edge dead

time of OUTA)

R/W

This register sets Δt

1, which is the delay of the rising edge of OUTA from the start of the

switching cycle, t

A. Each LSB corresponds to 5 ns of resolution.

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Δt

1 (ns)

…

1275

Table 147. Register 0x42—Lowest Switching Frequency Limit Setting (Maximum Switching Cycle in Resonant Mode)

Bits

Bit Name

R/W

Description

[7:0]

Lowest frequency

R/W

This register contains the eight MSBs of the 12-bit value of the lowest switching frequency (maxi-

mum switching cycle) limit. This value is always used with the top four bits of Register 0x44,

which contain the four LSBs of the lowest switching frequency limit. Each LSB of the 12-bit

value corresponds to 5 ns of resolution for the switching cycle. For example, if Register 0x42

is set to 0xA0 (160 decimal) and Bits[7:4] of Register 0x44 are set to 0xF (15 decimal), the

maximum switching cycle is (160 × 16 + 15) × 5 ns = 12.875 μs, and the lowest switching

frequency limit is 1/12.875 μs = 77.7 kHz.

Table 148. Register 0x43—OUTA Falling Edge Dead Time in Resonant Mode

Bits

Bit Name

R/W

Description

[7:0]

Δt

2 (falling edge dead

time of OUTA)

R/W

This register sets Δt

2, which is the difference between the falling edge of OUTA and the mid-

point of the switching cycle, t

B. Each LSB corresponds to 5 ns of resolution. When the register

value is from 0x00 to 0x7F, the falling edge of OUTA is trailing t

B. When the value is from 0x80

to 0xFF, the falling edge of OUTA is leading t

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Δt

0 ns

5 ns trailing

…

635 ns trailing

640 ns leading

…

5 ns leading

Table 149. Register 0x44—Lowest Switching Frequency Limit Setting (Maximum Switching Cycle in Resonant Mode)

Bits

Bit Name

R/W

Description

[7:4]

Lowest frequency

R/W

This register contains the four LSBs of the 12-bit value of the lowest switching frequency (maxi-

mum switching cycle) limit. This value is always used with the eight bits of Register 0x42, which

contain the eight MSBs of the lowest switching frequency limit. Each LSB of the 12-bit value

corresponds to 5 ns of resolution for the switching cycle. For example, if Register 0x42 is set

to 0xA0 (160 decimal) and Bits[7:4] of Register 0x44 are set to 0xF (15 decimal), the maximum

switching cycle is (160 × 16 + 15) × 5 ns = 12.875 μs, and the lowest switching frequency limit

is 1/12.875 μs = 77.7 kHz.

[3:0]

Reserved

R/W

Reserved.

ADP1046AACPZ-R7 数据表(PDF) 84 Page - Analog Devices

ADP1046AACPZ-R7 数据表(HTML) 84 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

数据表下载

链接网址

ADP1046AACPZ-R7 数据表(PDF) 84 Page - Analog Devices

ADP1046AACPZ-R7 数据表(HTML) 84 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

数据表 下载

链接网址

数据表下载