数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC8358ECVVADDGA 数据表(PDF) 22 Page - Freescale Semiconductor, Inc

部件名 MPC8358ECVVADDGA
功能描述  PowerQUICC II Pro Processor Revision 2.x TBGA Silicon Hardware Specifications
PDF  102 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MPC8358ECVVADDGA 数据表(HTML) 22 Page - Freescale Semiconductor, Inc

Back Button MPC8358ECVVADDGA Datasheet HTML 18Page - Freescale Semiconductor, Inc MPC8358ECVVADDGA Datasheet HTML 19Page - Freescale Semiconductor, Inc MPC8358ECVVADDGA Datasheet HTML 20Page - Freescale Semiconductor, Inc MPC8358ECVVADDGA Datasheet HTML 21Page - Freescale Semiconductor, Inc MPC8358ECVVADDGA Datasheet HTML 22Page - Freescale Semiconductor, Inc MPC8358ECVVADDGA Datasheet HTML 23Page - Freescale Semiconductor, Inc MPC8358ECVVADDGA Datasheet HTML 24Page - Freescale Semiconductor, Inc MPC8358ECVVADDGA Datasheet HTML 25Page - Freescale Semiconductor, Inc MPC8358ECVVADDGA Datasheet HTML 26Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 102 page
background image
MPC8360E/MPC8358E PowerQUICC II Pro Processor Revision 2.x TBGA Silicon Hardware Specifications, Rev. 5
22
Freescale Semiconductor
DDR and DDR2 SDRAM AC Electrical Characteristics
6.2.2
DDR and DDR2 SDRAM Output AC Timing Specifications
Table 21 and Table 22 provide the output AC timing specifications and measurement conditions for the DDR and DDR2
SDRAM interface.
Table 21. DDR and DDR2 SDRAM Output AC Timing Specifications for Source
Synchronous Mode
At recommended operating conditions with GVDD of (1.8 V or 2.5 V) ± 5%.
Parameter8
Symbol1
Min
Max
Unit
Notes
MCK[n] cycle time, (MCK[n]/MCK[n] crossing)
tMCK
610
ns
2
Skew between any MCK to ADDR/CMD
333 MHz
266 MHz
200 MHz
tAOSKEW
–1.0
–1.1
–1.2
0.2
0.3
0.4
ns
3
ADDR/CMD output setup with respect to MCK
333 MHz
266 MHz
200 MHz
tDDKHAS
2.1
2.8
3.5
—ns
4
ADDR/CMD output hold with respect to MCK
333 MHz
266 MHz—DDR1
266 MHz—DDR2
200 MHz
tDDKHAX
2.0
2.7
2.8
3.5
—ns
4
MCS(n) output setup with respect to MCK
333 MHz
266 MHz
200 MHz
tDDKHCS
2.1
2.8
3.5
—ns
4
MCS(n) output hold with respect to MCK
333 MHz
266 MHz
200 MHz
tDDKHCX
2.0
2.7
3.5
—ns
4
MCK to MDQS
tDDKHMH
–0.8
0.7
ns
5, 9
MDQ/MECC/MDM output setup with respect to MDQS
333 MHz
266 MHz
200 MHz
tDDKHDS,
tDDKLDS
0.7
1.0
1.2
—ns
6
MDQ/MECC/MDM output hold with respect to MDQS
333 MHz
266 MHz
200 MHz
tDDKHDX,
tDDKLDX
0.7
1.0
1.2
—ns
6
MDQS preamble start
tDDKHMP
–0.5
× tMCK – 0.6 –0.5 × tMCK + 0.6
ns
7



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com